

Performance Analysis of a High Speed and Power Efficient Full Adder at 65nm

Sonam Tripathi¹ R. B. Singh²

¹M.tech Student, VLSI Design ²Research Associate

^{1,2} Gautam Buddha University, Greater Noida, U.P.

Abstract---In this paper presents an 8T full adder is designed to achieve lower average power and delay in comparison to 10T, 11T and 16T full adder designs. This design is carried out by the technique of Gate Diffusion i.e.GDI by reducing number of transistor counts which operates at very low voltage and offers a higher computation speed. The performance of the proposed full adder is evaluated by the comparison of the simulation result obtained in tanner tools using 65nm CMOS process technology with a supply voltage of 1.2V.

Keywords: CMOS technology, Gate Diffusion Technique, 8T full adder, 10T full adder, 11T full adder, 16T full adder

I. INTRODUCTION

Addition is a basic operation for any digital system, digital signal processing or control system. A fast and accurate operation of a digital system is very much influenced by the performance of the resident adders. Adders are also very essential component in digital systems because of their widespread use in other basic digital operations such as subtraction, multiplication and division. Hence, improving performance of the digital adder would seriously advance the execution of binary operations inside a circuit compromised of such blocks. The performance of a digital circuit block is gauged by analysing its power dissipation, layout area and its operating speed.

In electronics, an adder or summer is a digital circuit that performs addition of binary numbers. In computers and many other kinds of processors, adders are used not only in the arithmetic logic units, but also in calculating addresses, table indices, and similar operations. Full adder is the basic unit in circuits used for performing arithmetic operations such as multiplications, parity checking. So they are also used as compressors, large adders, comparators and parity checkers, multipliers.

II. RESEARCH BACKGROUND

Several variants of static CMOS logic styles have been used to implement low-power 1-bit adder cells. In general, they can be generally classified into two main categories: the complementary CMOS and the pass-transistor logic circuits. The complementary CMOS full adder based on the regular CMOS structure with PMOS pull-up and NMOS pull-down transistors. The benefit of complementary CMOS method is its robustness against voltage scaling and transistor sizing, which are necessary to present reliable operation at low voltage CMOS circuit is straight forward and area-efficient due the development of cell libraries. They are likely to maintain the ability to further decrease the cost-per-function and enhance the performance of integrated circuits.

A. Implementation and Simulation of 16T and 11T Full Adders

We have discussed the 10T full adder in the review paper and its schematic and power consumption has also been reviewed. The schematic of 16T on tanner tool with 65nm process technology is shown in Figure 1 and it contains PMOS and NMOS and three vpulse is added in it and one vdc supply is connected to the port of inverter in this we take 1.2V voltage supply and we can take pulse width, rise time and fall time of vpulse in different ratio.

B. 16T Full adder Implementation




Fig. 1: Schematic Of 16T full adder



Fig. 2: output Waveform of 16T full adder




Fig. 3: Leakage power of 16T full adder

C. 11T Full Adder Implementation

The schematic of 11T full adder on tanner tool with 65 nm process technology is shown in figure. It contains PMOS and NMOS and three vpulse is added in it and one vdc supply is connected to the port of inverter in this we take 1.2V voltage supply and we can take pulse width , rise time and fall time of vpulse in different ratio.




Fig. 4: Schematic of 11T full adder




Fig. 5: output waveforms of 11T full adder




Fig. 6: Leakage power of 11t full adder

B. IMPLEMENTATION AND SIMULATION OF 8T FULL ADDER

The schematic of 8T full adder on tanner tool with 65 nm process technology is shown in figure 19. It contains PMOS and NMOS and three vpulse is added in it and one vdc supply is connected to the port of inverter in this we take 1.2V voltage supply and we can take pulse width , rise time and fall time of vpulse in different ratio.




Fig. 10: Schematic of 8T full adder




Fig. 11: Output waveforms of 8T full adder




Fig.12: Leakage Power of 8T full adder

III. RESEARCH WORK

A. Specifications of 8t Full Adder

Process Technology	65nm
V _{dd}	1.2V
Average power	0.0033 μW
Delay	3.5*10 ⁻¹⁰ s
Leakage power	3.2 nW

Table. 1. Specifications of 8T full adder

IV. RESULTS AND ANALYSIS

A. Comparison Of powers of different full adders

Full Adder	8T	10T	11T	16T
Average Power	0.0033 μW	0.228 μW	0.172 μW	0.0297 μW

Table. 2. Comparison of powers of different full adders
The leakage power of full adder is given by the following formula: P leakage power = I leakage power * V_{dd}

Full Adder	8T	10T	11T	16T
Leakage power	3.2 nW	5.1nW	8nW	11nW

Table 3. Comparison of leakage power

B. Comparison of Delay of Full Adder

Full Adder	8T	10T	11T	16T
Delay	$3.5 \cdot 10^{-10s}$	$4 \cdot 10^{-10s}$	$4.6 \cdot 10^{-10s}$	$2.004 \cdot 10^{-8s}$

Table 4. Comparison of delay of full adder

C. Comparison of Power-Delay Product of Full Adder

Full Adder	8T	10T	11T	16T
Power*Delay	$1.15 \cdot 10^{-18}$	$9.12 \cdot 10^{-17}$	$7.91 \cdot 10^{-17}$	$5.95 \cdot 10^{-16}$

Table 5. Comparison of power-delay product of full adder

V. CONCLUSION

From the above 16T, 11T, 10T and 8T 1-bit full adder we have concluded that full adder implemented from 8T using GDI(Gate Diffusion Input) technique consumes less average power and delay in comparison with the 16T,11T and 10T and it also has low leakage power consumption and less circuit complexity which provides higher computational speed and lower power consumption .Most of the VLSI applications, such as digital signal processing, image processing, video processing and microprocessors, extensively use arithmetic operations. Binary addition is considered as the most crucial part of the arithmetic unit because all other arithmetic operations usually involve addition. That’s why, building low-power, high performance adder cells are of great interest and any modifications made to the full adder would affect the system as a whole. In DSP applications, proposed technique will reduce the delay of the circuit as latency and throughput are the two major constraints from delay perspective.

REFERENCES

[1] Amit Dubey ,Shyam Akashe and Sachin Dubey ,“A Novel High-Performance CMOS 1 Bit Full-Adder Cell,” 7th International Conference on Intelligent Systems and Control (ISCO), IEEE, 2013.

[2] Jayram Shrivas ,Shyam Akashe and Nitesh Tiwari ,” Design and Performance Analysis of 1 bit Full Adder using GDI Technique in Nanometer Era ,” World Congress on Information and Communication Technologies,IEEE,2012.

[3] http://users.encs.concordia.ca/~asim/COEN_6501/Lecture_Notes/L2_Notes.pdf.

[4] A. Bazzazi and B. Eskafi ,”Design and Implementation of Full Adder Cell with the GDI Technique Based on 0.18µm CMOS Technology,” Proceedings Of the International MultiConference Of Engineers And Computer Scientists, vol. II ,2010.

[5] Kavita Khare and Krishna Dayal Shukla ,”Design A 1Bit Low Power Full Adder Using Cadence Tool,” International Conference on Methods And Models in Science And Technology,2010.

[6] Morgenshtein, A. Fish, I. A. Wanger, “Gate-Diffusion Input (GDI): A power efficient method for digital

combinational circuits,” IEEE Transl. on Very Large Scale Integration (VLSI), vol. 10, No. 5, 2002,pp. 566-581.

[7] Laxmi Kumre,Ajay Somkuwar,Ganga Agnihotri , “Analysis of GDI Technique for Digital Circuit Design,” International Journal of Computer Applications (0975 – 8887) Volume 76– No.16, August 2013.

[8] Uma Nirmal, Geetanjali Sharma and Yogesh Misra,” A Low Power High Speed Adders using MTCMOS Technique,” IJCEM International Journal of Computational Engineering & Management, Vol. 13, July 2011.

[9] Shaym Akashe,Nitesh Tiwari,Jayram Srivas,Rajeev sharma, “A Novel High Speed & Power Efficient Half Adder Design Using MTCMOS Technique in 45 Nanometre Regime,” IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), August 2012 .

[10]R. Gupta, S. P. Pandey, S. Akashe and A. Vidyarthi ,”Analysis and optimization of Active Power and Delay of 10T Full Adder using Power Gating Technique at 45 nm Technology,” IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 1 (Mar. – Apr. 2013), PP 51-57.

[11]Mohammad Hossein Moaiyeri and Reza Faghih Mirzaee,”Two New Low-Power and High-Performance Full Adders,” FEBRUARY 2009.

[12]Deepak Garg and Mayank Kumar Rai , “CMOS Based 1-Bit Full Adder Cell for Low-Power Delay Product,” IJECCT , Vol. 2, 2012.

[13]Douglas A. Pucknell Kamran Eshraghian, “Basic VLSI Design,” Prentice-Hall India, 2005, 3rd edition.

[14]Kang S, and Leblebici Y., “ CMOS Digital Integrated Circuit”, TMGH 2003.

[15]V. Kursun and E.G. Friedman, Multi-Voltage CMOS Circuit Design,John Wiley & Sons Ltd.,2006,ISBN #0-470-01023-1.

[16]S. Borkar,” Design Challenges of technology Scaling,” IEEE Micro, Vol. 19,Issue 4,pp.23-29, July-August 1999.

[17]V. Kursun, “Supply and Threshold voltage scaling techniques in CMOS Circuits”, Ph.D Thesis, University of Rochester, 2004.

[18]R. Kumar, “Temperature Adaptive and Variation Tolerant CMOS Circuits”, Ph.D Thesis, University of Wisconsin-Madison,2008.

[19] Navi, K., M. Maeen, V. Foroutan, S. Timarchi and O. Kavei, “A novel low power full-adder cell for low voltage,” Integration the VLSI J., 42(4): 457-467, 2009.

[20]S. Mishra, S. S. Tomar ,and S. Akashe,”Design Low Power 10T Full Adder Using Process and Circuit Techniques,” Proceedings ojih International Coriference on Intelligent Systems and Control (ISCO 2013).