

# Multi-Level Inverter Topologies: A Review

Sudhi Sikarwar<sup>1</sup> Dr. Ranjeeta Khare<sup>2</sup>

<sup>1</sup>Research Scholar <sup>2</sup>Professor

<sup>1,2</sup>OCT Bhopal, India

**Abstract**— Multi-level voltage source inverter technology has emerged as an important alternative in the control of high power medium voltage energy. Moreover it can also be used for charged balance controlled amongst the multiple input Dc sources in a given topology. Multilevel voltage source inverters have various advantages: Reduction in the electromagnetic interference, reduction in the voltage ratings of the power semiconductor switching devices, better output voltage having reduced total harmonic distortion. This paper reviews the different firing scheme for three, five, seven level diode clamp inverter, flying capacitor inverter, cascading H-Bridge multilevel inverter. The comparison can easily be made between harmonic distortion values a voltage and current waveforms.

**Keywords:** THD, SPVM, CPWM, PD, POD, AOPD, Multi-Level Inverter

## I. INTRODUCTION

In recent year many industrial drive use ac induction motor because induction motor is less expensive and reliable generally induction motor is used for constant speed but now a day's induction motor is also used for variable speed with the help of power electronics devices. These electronics devices not only improve the speed of motor but it can also improve the steady and dynamic characteristics of motor. There are various schemes such as PWM, SPWM, SVPWM, CPWM. etc for controlling multilevel inverter like diode clamp inverter, capacitor clamp inverter, cascading H-bridge multilevel inverter for achieving dynamics performance of induction motor. We use diode clamp inverter for high level converter. The most attractive feature of multilevel given below.

- 1) It produce output voltage with low distortion and lower dv/dt.
- 2) They draw input current with very low distortion.
- 3) It generates smaller common mode voltage for reducing the stress of the motor load.
- 4) It can operate with a lower switching frequency.

### A. Inverter Topologies

In recent year industry require higher power which is reached in megawatt. For working with higher voltage we introduce multi-level inverter to control ac drives. The diode clamp inverter is also known as neutral point clamp multi-level inverter (NPCML).

A three level diode clamp inverter is shown in above fig (1). which consist of four switches connected in series namely S1,S2,S'1, and S'2 and two diode namely D1, D2 whereas two capacitor are C1,C2 and source voltage is E. the output voltage Vout has three voltage level E/2, 0, -E/2 .




Fig. 1: Three level diode clamp MLI

When switches S1 and S2 are ON the voltage will be E/2, when switches S2 and S'1 are ON then the voltage will be 0, when the switches S'1 and S'2 are ON then the voltage will be -E/2. notice that output voltage Vout is ac and Vao is DC. The switch state of three level diode clamp inverter is shown below .

$V_0 = V_{an}$	S1	S2	S'1	S'2
E/2	1	1	0	0
0	0	1	1	0
-E/2	0	0	1	1

Table 1: Switching table for three level DCMLI

If N is the number of level then

The number of capacitor require = (N-1)

The number of require power electronics switch = 2(N-1)

Number of Require diode are = (N-1)(N-2)

So from these formula for five level diode clamp inverter require  $2(5-1) = 8$  switches,  $(5-1) = 4$  capacitor and  $(5-1)(5-2) = 12$  diode. The five level diode clamp inverter is most extensively used multilevel inverter at present. It can reduce harmonics in both of the output voltage and current.




Fig. 2: Five level diode clamp MLI.

In the above fig(2). show the five level diode clamp inverter in which consist 8 switches namely S1, S2, S3, S4 and S'1, S'2, S'3, S'4 and four capacitor C1, C2,C3 and C4 and 12 diode D1 to D12 . for voltage Vdc the voltage across each capacitor will be Vdc/4.

There are following 5- level of voltages

- 1) when upper switches S1 to S4 ON then the voltage will be  $V_{an} = V_{dc}/2$ .
- 2) When upper switch S2 to S4 ON and one lower switch S'1 ON then the output voltage will be  $V_{dc}/4$
- 3) For voltage level  $V_{an} = 0$ , two upper switch S3 and S4 and two lower switch S'1 and S'2 ON.
- 4) The voltage level  $V_{an} = -V_{dc}/4$  then one upper switch S4 and three lower switch S'1 to S'3 will be ON.
- 5) When the lower switches S'1 to S'4 ON then the voltage level will be  $V_{an} = -V_{dc}/2$

The Switch state of five level diode clamp inverter Shown below.

Vout	S	S	S	S	S	S	S	S
Vdc/2	1	1	1	1	0	0	0	0
Vdc/4	0	1	1	1	1	0	0	0
0	0	0	1	1	1	1	0	0
-Vdc/4	0	0	0	1	1	1	1	0
-Vdc/2	0	0	0	0	1	1	1	1

Table 2: Switchin table for five DCMLI

#### B. Advantages of Diode Clamp Inverter

- 1) The control technique is simple
- 2) when no. level increases the distortion contain reduced.

#### C. Disadvantages of DCMLI

- 1) When no of level is high more clamping diodes are required.

#### D. Capacitor Clamp Multilevel Inverter

The three level capacitor clamp inverter is also called flying capacitor inverter. Which consists of four switches namely S1, S2, S'1, S'2 and voltage source is Vdc and capacitor C1, C2, C'2. Three level flying capacitor provides three level of voltage i.e,  $V_{an} = V_{dc}/2$ , 0 and  $-V_{dc}/2$ .

- 1) For voltage  $V_{dc}/2$  the switches S1 and S2 will be ON.
- 2) For voltages 0 switches S2 and S'1 will be ON
- 3) For voltage  $-V_{dc}/2$  switches S'1 and S'2 will be ON

Five level Capacitor clamp inverter – Five level capacitor clamp inverter is more flexible than diode clamp inverter. In this inverter capacitor is more require than diode clamp inverter.

The capacitor required for m-level

No of capacitor per phase =  $(m-1)(m-2)/2$

No of capacitor for main dc-bus =  $(m-1)$

So for five level capacitor clamp inverter required six capacitor per phase and four capacitor for main dc-bus. fig.(3) below show the five level capacitor clamp inverter.




Fig. 3: five level capacitor clamp inverter

Voltage level of five level capacitor clamp inverter:

- 1) For voltage level  $V_{an} = V_{dc}/2$  all the upper switches will be ON
- 2) For voltage level  $V_{an} = V_{dc}/4$  There are level of voltage
  - a) When switches S1, S2, S3, S'1 is ON then ( $V_{an} = V_{dc}/2$  for upper capacitor C4 and  $-V_{dc}/4$  for capacitor C1)
  - b) when switches S2, S3, S4, S'4 are ON then ( $V_{an} = 3V_{dc}/4$  for capacitor C3 and  $-V_{dc}/2$  For lower switch C4).
  - c) when switches S1, S3,S4 S'3 are ON then ( $V_{an} = V_{dc}/2$  of upper capacitor C4 and  $-3 V_{dc}/4$  for capacitor C3 and  $+V_{dc}/2$  for capacitor C2).
- 3) For output voltage  $V_{an} = 0$ 
  - a) When switches S1, S2, S'1,S'2 are ON then the voltage will be( $V_{an} = V_{dc}/2$  for upper capacitor C4' and  $- V_{dc}/2$  for C2')
  - b) When switches S3,S4,S'3,S'4', then the output voltage level ( $V_{an} = V_{dc}/2$  for capacitor C2 and  $-V_{dc}/2$  for lower capacitor C4)
  - c) When switches S1, S3, S'1,S'3' are ON then the voltage level will be( $V_{an} = V_{dc}/2$  for the upper capacitor C4',  $-3V_{dc}/4$  for capacitor C3'and  $+ V_{dc}/2$  of C2' and  $-V_{dc}/4$  for C1)
  - d) when switches S1, S4,S'2',S'3' then output voltage ( $V_{an} = V_{dc}/2$  of upper capacitor C4' and  $-3V_{dc}/4$  for the capacitor C3' and  $+V_{dc}/4$  for the capacitor C1)
  - e) when switches S2,S4,S'2',S'4' are ON then the output voltage  $V_{an} = 3V_{dc}/4$  for C3' and  $-V_{dc}/2$  for capacitor C2' and  $+V_{dc}/4$  of capacitor C1 and  $-V_{dc}/2$  of lower capacitor C4')
  - f) When switches S2,S3, S'1',S'4' are ON then the output voltage will be ( $V_{an} = 3V_{dc}/4$  of capacitor C3' and  $- V_{dc}/4$  of capacitor C1 and  $-V_{dc}/2$  of lower capacitor C4')
- 4) For output voltage level  $V_{an} = -V_{dc}/4$ , the possible combinations are

- a) when switches S1, S1',S2',S3', are ON then the output voltage ( $V_{an} = V_{dc}/2$  of the upper capacitor C4' and  $-3V_{dc}/4$  of the capacitor C3')
- b) when switches S4,S2',S3',S4' are ON then the output voltage level ( $V_{an} = V_{dc}/4$  of the capacitor C1 and  $-V_{dc}/2$  of the lower capacitor C4' )and
- c) when switches S3,S1',S3',S4' then the voltage will be ( $V_{an} = V_{dc}/2$  of capacitor C2' and  $-V_{dc}/4$  of capacitor C1 and  $-V_{dc}/2$  of lower capacitor C4')
- 5) For output voltage level  $V_{an} = -V_{dc}/2$  all lower switches S1'-S4' are turned ON.

E. Advantages of Flying Capacitor are as follows:

- 1) Flying capacitor has no need of filters similar to diode clamp capacitor.
- 2) A large amount of packing capacity.

F. Disadvantages of flying capacitor:

- 1) Its circuit is more complicated than diode clamp inverter.
- 2) In flying capacitor has high switching losses.

G. Cascade H-Bridge Multilevel Inverter:

Cascade H-Bridge multilevel is better than other multilevel inverter because its structure is simple. It requires less switching components. Cascade H-Bridge multilevel inverter is the group of capacitor and switches, but the diode clamp inverter is much interested in motor drives because it need single DC source where as cascading H – Bridge multilevel inverter require individual DC sources.




Fig. 4: Cascading H-Bridge MLI

In the above fig 4. show the circuit diagram of cascading H-Bridge multilevel inverter Fig. Cascading H-Bridge multi-level inverter is most important topology in the multilevel inverter. It gives a desire AC voltage from several DC input voltage it require less number of component as compare to diode clamp inverter and flying capacitor inverter each H-Bridge multilevel inverter produce three level of voltage  $V_{dc}$ , 0,  $-V_{dc}$  by different combination of four switches S1, S2, S3 and S4 . then the magnitude of ac output voltage will be.

$$V_0 = V_{01} + V_{02} + V_{03} + V_{0n} \text{ -----(1)}$$

Switching pattern of cascade H-Bridge multilevel inverter is shown below.

$V_0 = V_{an}$	S1	S2	S3	S4
$V_{dc}$	1	0	0	1
	1	1	0	0
0	0	0	1	1
$-V_{dc}$	0	1	1	0

Table 3: Swatching table for cascade H-Bridge MLI

There are following advantage of cascading H-Bridge multilevel inverter:

- 1) It reduce total harmonic distortion.
- 2) It require less number of component for each level.
- 3) it is more flexible than other multilevel inverter.
- 4) its circuit is simple and reliable.

H. Disadvantage:

The main disadvantage of cascading H-Bridge multi inverter is it require separate DC voltage sources.

Cascading H-Bridge multilevel inverter is also used for reverse polarity of motor and breaking also.

S1	S2	S3	S4	Result
1	0	0	1	Motor moves right
0	1	1	0	Motor moves left
0	0	0	0	Motor coasts
0	1	0	1	Motor breaks
1	0	1	0	Motor breaks
1	1	0	0	Short circuit
0	0	1	1	Short circuit
1	1	1	1	Short circuit

Table 4: Sitching table for breaking motor

I) Solar inverter:

A solar inverter converts Dc electrical energy of photovoltaic module in to AC electrical energy. It consist of three circuit: Hybrid controller circuit, charger circuit, A pulse driver and full bridge circuit. Solar power conversion is the most important term, so we use DC to DC converter for better output result of inverter. It is necessary to couple the solar cell to operating a low DC voltage.

I. Control Topology of Inverter:

There are following method for controlling the multi-level inverter discuss below.

- 1) Pulse width modulation technique (PWM).
- 2) Sinusoidal Pulse width modulation (SPWM).
- 3) Third harmonics pulse width modulation (THI-PWM).
- 4) Space vector pulse width modulation (SPPWM)
- 5) Selective harmonic elimination method (SHE-PWM).

J. Pulse Width Modulation Control:

This method is most popular method of controlling the output voltage, in this method a fixed dc input voltage is given is given to the inverter and controlled ac output voltage is obtained by adjusting the off periods of the inverter components.

There are following advantage of pulse width modulation

- 1) The output voltage control with this method can be obtained without any additional components.
- 2) with this method lower order harmonics can be eliminated or minimised along with its output voltage control. As higher order harmonics can be filtered easily, the filtering requirements are minimised.

K. Space Vector Pulse Width Modulation:

In a conventional two level multilevel inverter the harmonics reduction in the output current of inverter is compited by increasing the switching frequency however in high power applications the switching frequency of the power device is restricted below 1kHz because of increasing switching losses

and level of dc voltage, while the very high dv/dt which is generated with high DC link voltage is the cause for electromagnetic interference and motor winding stress. There for from the harmonic reduction and high DC – link voltage level point of view multilevel inverters are more suitable.

Much has been worked on the space vector modulation of multilevel inverter. In SVPWM method the output voltage is presented in three dimensional Euclidean space. The principle of this method is that increase in the number of level by one allows forms and additional hexagonal rings of equilateral triangles which surrounds the outermost hexagon. The hexagon which represent space vector diagram is flatten and reference voltage vector is normalize so that the computation of the algorithm is reduce.

A SVPWM has a predictive current control loop in this load the current is determined for all output voltage vectors of the inverters. The calculation of current error and selection of switching state is done when the value of error is less. A SVM causes reduction in the inverter output voltage distortion because of turn OFF, turn ON and dead times of power modules without increasing the harmonics content.

The reference vector can be written as

$$V = (T1 V_n + T2 V_{n+1}) / T_s \text{ -----(2)}$$

Whereas T1, T2 are applied effective times corresponding to the active vectors V1 – V6.

The effective time can be calculated as follows

$$T1 = VT_s \sin(\pi/3 - \alpha) / V_{dc} \sin(\pi/3) \text{ -----(3)}$$

$$T2 = VT_s \sin(\alpha) / V_{dc} \sin(\pi/3) \text{ -----(4)}$$

$$T_o = T_s - T1 - T2 \text{ -----(5)}$$

Where T<sub>o</sub> is the time corresponding to null vector Vdc is the DC linkage voltage and Ts is the sampling time.

#### L. Multicarrier Sine-PWM:

Multilevel carrier based PWM method have triangular waves or sawtooth waves multiple carrier signals show freedom in following characteristics – frequency, amplitude, face of each carrier and offset between the carriers. The reference wave can be either sinusoidal or trapezoidal. A reference wave two shows freedom in parameters like frequency, amplitude, phase angle, and injection of zero sequence signal to it. Hence many multilevel carrier based PWM methods, using these combinations may be obtained.

The carrier based schimes can be classified as:

- 1) level shift PWM (LSPWM)
- 2) phase shifted PWM (PSPWM)
- 3) Hydrid (H)

#### M. Level shift PWM

- 1) Alternative phase opposition disposition (APOD) – In alternative phase opposition disposition the carrier signals are out of phase by 180°.
- 2) Phase disposition (PD): In phgase disposition the carrier signals are iun phase.




Fig. 5: Carrier signal wave of phase disposition

- 3) Phase opposition disposition (POD) - in POD the carrier signals are all in phase above and below the zero reference but phase difference of 180°.

#### N. Phase shifted PWM

In phase shifted PWM carrier signals have same amplitude and all are phase shifted.

#### O. Hybrid H

The hybrid is the combination of phase shifted and level shifted technique.

Sinusoidal pulse width modulation (SPWM):- The SPWM technique provides the way for pushing the predominant harmonics to a high frequency. In SPWM technique the comparison between the carrier signal of high frequency and modulating signal of the desired frequency can be easily done. Increasing the switching frequency leads to deduction in lower order harmonics from the output voltage.

$$V_m = m \sin(\omega + j 2\pi/3) \text{ -----(6)}$$

$$m = A_m / (A_{u1} + A_{u2} + A_{l1} + A_{l2}) \text{ -----(7)}$$

$$mf = f_c / f_m \text{ -----(8)}$$

where j = 0, -1, +1      x = a, b, c,  
m = modulation index, mf = frequency ratio, f<sub>c</sub> = carrier wave frequency, f<sub>m</sub> = modulating wave frequency, A<sub>m</sub> = modulating wave to peak amplitude, A<sub>u1</sub>, A<sub>u2</sub>, A<sub>l1</sub>, A<sub>l2</sub> = upper1, upper2, lower1 and lower2 carrier waves peak –to-peak amplitudes.

#### REFERENCES

- [1] Bbasic principle of multilevel inverter, book name principles of power electronics, by Dr. P.S. bhimbra
- [2] Jose Roriguez, and Fang Zheng Peng, “Multilevel inverters: A Survey of Topologies, Controls, and Applications” IEEE conf., 2002.
- [3] G.Durgasukumar, and M.K.Pathak, “THD Reduction of Multi-Level Inverter Fed Induction Motor Drives, cof” IIT Roorki
- [4] Ksishna Kumar Gupta,, and Shailendra jain, “A Novel Universal Control For Multi-Level Inverters” conf MNIT bhopal,
- [5] P.Palanive and Subhransu Sekhar Dash, “Multicarrier Pulse Width Modulation Methods Based Three Phase Cascaded Multilevel Inverter Including Over Modulation and Low Modulation Indices” conf IEEE 2009
- [6] Kfir J.Dagan, Raul Rabinovici and Dmitry Baimel, “An Analytical Approach to Total Harminics Distortion Reduce in Multi-Level Inverters” cof. IEEE 2010

- [7] Rokan Ali Ahmed, S.Mekhif, and Hew Wooi Ping, "New multilevel inverter topology with minimum number of switches". Conf IEEE 2010.
- [8] Bernardo Cougo, Guillaume Gateau and Malgorzata, "PD Modulation Scheme for Three-Phase Parallel Multilevel Inverters" cof. IEEE2011.
- [9] Arif-Judi, Hussain Bierk and Ed Nowicki, "Selective Harmonic Power Optimization in Multilevel Inverter"conf IEE 2011.
- [10] A. Nabae, I. Takshashi, and H. Akagi, "A new neutral-point clamped PWM inverter," IEEE Trans. Ind. Applicat, oct 1981.
- [11] J.S Lai and F.z. Peng, "Multilevel converters- A new bread of power converter," IEEE may1996.
- [12] N. Celanovic and D.Boroyevich, "A space vector modulation algorithm for multilevel three phae converter, IEEE appl 2001.
- [13] C.Attaainse, V.Nardi, and G.Tomasso, "space vector modulation algorithm for power losses and THD reduction in VSI based drives," Electrical power components and system, pp1271-1283,2007.
- [14] Anees Mohamed, A.S.Anish Gopinath, and M.R. Baiju," A simple space vector PWM generation schime for any general n-level inverter, IEEE trans May 2009.
- [15] G.Mondal, "A Reduced -Switch-Count Five-Level inverter With Comman-Mode Voltage Elimination for an Open -End Winding Induction motor drives " IEEE Transactions on Industrial Electronics, pp.2344-2351, 2007
- [16] Najaf, E.Yatim,"Design and implementation of a new multilevel inverter topology, "Industrial Electronics, IEEE Transaction on, vol pp 01-99.
- [17] Rodriguez, j. Bernet, S.STEIMER, P.K. and Lizama, "A survey on neutral-point-clamped inverters," IEEE Trans.Ind.Electron, vol 57. Pp. 2219-2230, jul.2010
- [18] M.Malinowski, K.Gopakumar, J.Rodriguez, and M.Perez, "A survey on cascaded multilevel inverters," IEEE Trans. On Industrial Electronics, IEEE., PP2197-2206, JUL.2010.
- [19] J. Wang, Y.Huang ang F.Z.Peng "A practical Harmonics Elimination Method for Multilevel Inverters" IEEE conf Industrial application, 6oct 2005, pp. 1665-1670.