

# Implementation of Multilevel Inverter Topology for Removing THD and Improving Cost Function

Aditya Kumar<sup>1</sup> Madhu Upadhyay<sup>2</sup>

<sup>1,2</sup>Department of Electrical and Electronics Engineering

<sup>1,2</sup>NRI Institute of Science and Technology, India

**Abstract**— The paper presents the performance analysis of multi-level inverter under various loading conditions. The multilevel topology proposed is series connected H-bridge type and the modulation techniques are evolved to produce level shifted PWM in a way to get pulses with low component requirement to get the high level output. The THD analysis is also done for verifying the performance of the proposed topology. The designed topology of cascaded MLI is obtained for both single phase and three phase. The same loading analysis for THD is done for both single phase and three phase system. And the comparative analysis is done with reference to the conventional topologies.

**Keywords:** Multilevel Converter, Total Harmonic Distortion (THD), Neutral Point Clamped, Cascade H-Bridge (CHB), Level Shifted Pulse Width Modulation (LSPWM)

## I. INTRODUCTION

As the field of high voltage, high power applications, is increasing day by day there has been a great demand of Multi level inverter (MLI) since the two level inverters has high harmonic content. In MLI switching frequency has to be limit upto 1 KHz, even with the high voltage insulated gate bipolar transistor (HVIGBT) and gate commutated thyristors (GCT), due to the increased switching loss. So the harmonic reduction by raised switching frequency of a two-level inverter becomes more difficult in high power applications. In addition, as the dc link voltage of a two-level inverter is limited by voltage ratings of switching devices, the problematic series connection of switching devices is required to raise the dc link voltage. By series connection, the maximum allowable switching frequency has to be more lowered, thus the harmonic reduction becomes more difficult. From the aspect of harmonic reduction and high dc-link voltage level, multi-level approach seems to be the most promising alternative. The harmonic contents of a MLI are less than that of a two-level inverter at the same switching frequency and the blocking voltage of the switching device is half of the dc-link voltage. The more the level of output voltage of MLI lesser will be the THD. For example seven level has less THD than five level consequently nine has low harmonics than the seven [1].

However, the increased level of inverter has inherent cost addition feature since more number of components are required. It also increases the complexity of the inverter topology and a bulky PWM technique is also required.

So many PWM strategies have been proposed to solve this problem [2], [3], [5]. But many of them are focused mainly on the neutral-point potential control method, while still using the complicated dwelling time calculation and the switching sequence selection method.

In literature numerous MLI topologies are proposed which can increase the level of output voltage as much as desired. This paper presents a simple cascaded MLI topology

for eleven level inverters using various level shifted modulation techniques. The proposed PWM strategies solve the problem of component requirement and harmonic content. Dwelling time calculation and switching sequence selection are easily done like conventional MLI topologies. The proposed MLI is designed for both single phase system and three-phase system. The THD analysis for single-phase and three phase loading conditions.

## II. CHBMLI WITH PULSE WIDTH MODULATION TECHNIQUES

Cascaded MLI or series H-bridge inverter is a very popular MLI topology especially for high and medium voltage range. In 1975 the series H -bridge inverter are introduced. CHBMLI has been utilized in a vast range of applications. Due to its flexibility and modularity it is widely used in high-power applications, especially series or shunt connected FACTS controllers. The CHBMLI produces its output same as sinusoidal voltage waveforms by combining number of isolated voltage levels. As the number of H-Bridge converter increases it increases the VAR without redesign the power stage. This in turn reduces the converter failure. The combination of single phase full bridges makes a phase for the inverter. Phase-shifted transformers can also supply the cells in medium-voltage systems in order to provide high power quality in the utility connection.

The switching devices connected in CHBMLI are triggered using numerous PWM techniques which are available in literature. In this paper level shifted carrier based PWM techniques is employed to provide gating pulses to the power semiconductor devices. Level shifted PWM techniques are broadly of four types; phase opposition disposition, alternate phase opposition disposition, carrier overlap, variable frequency. In this paper the proposed CHBMLI topology is tested for various loading condition using all the four above mentioned level shifted PWM techniques.

## III. PROPOSED WORK

In the proposed work a reduced count CHBMLI is designed using total eight number of switches and three DC voltage sources to generate a 11 level multilevel inverter as shown in Fig.1. The three DC voltages are connected in series with each other. The value of the DC voltage sources is  $V_{dc}$ ,  $2V_{dc}$  and  $2V_{dc}$ . That means if  $V_{dc}$  is 100Volts then the other two voltages will be 200volts. Four PWM techniques are used to obtain the result. Fig. 2 shows a Matlab/Simulink model of a three-phase MLI for 11 level output voltage.




Fig. 1: Proposed configuration of single-phase CHB-MLI

It consists of eight switches which are turned ON simultaneously in order to generate 11 level output voltage. The switches are triggered using gate pulses as shown in figure 3. These pulses are obtained using level shifted PWM techniques which are designed using ten triangular signal and one sinusoidal carrier signal. The switches used are MOSFET due to their numerous advantages such as:-

- 1) Inexpensive.
- 2) Requires less maintenance.
- 3) Long life.
- 4) Easy availability.

Other type of switches can also be used in place of MOSFET such as IGBT, GTO etc.




Fig. 2: Simulink Model for three-phase 11 level CHB-MLI

#### IV. RESULT AND DISCUSSION

Four different PWM techniques are used and they are In-phase disposition (IPPWM), Alternate phase Opposition disposition (APODPWM), Carrier Overlap (COPWM) and variable frequency (VFPWM). Triangular wave generators are used to produce these methods. Simulation results of a three phase 11level inverter are shown using four different PWM techniques and also their Total Harmonic reduction is shown. A comparison between these methods is also discussed. The simulation is performed using MATLAB. The proposed topology is tested for R and RL load for both single phase and three phase system. THD of the output voltage and current waveforms are analyzed for all the operating conditions. The simulation results for the proposed topology are presented in this chapter. The table for parameter selection is shown in Table 1 below. The FFT analysis tool is used to evaluate the performance of the proposed topology. The THD of source voltage and load current are calculated for three loading conditions mentioned above. The results obtained are filtered using LC filter and the THD are compared using with filter and without filter topology.

| Components          | Ratings            |
|---------------------|--------------------|
| R load              | 124 ohms           |
| RL load             | 115 ohms and 182mH |
| switching frequency | 10khz              |
| LC filter           | 1e-3 H and 1e-6 F  |
| frequency=50 Hz     | 0.96mH             |
| input voltage       | 450 V              |

Fig. 4 shows the output waveform of the proposed topology when connected with R load. Fig. 5 shows the output voltage waveform when connected with the RL load of single phase 11 level inverter. Fig. 6 shows the output voltage waveform of three-phase proposed MLI topology when connected with R load. Fig. 7 shows the output current waveform of three-phase proposed MLI topology when connected with R load. The THD analysis for various modulation techniques using single phase MLI is presented in Table 2 and for three phase MLI is presented in Table 3.




Fig. 3: Output voltage of 11 level CHB-MLI for R load using APODPWM.




Fig. 4: Output voltage of 11 level CHB-MLI for RL load using CO PWM




Fig. 6: Output voltage of 11 level three-phase CHB-MLI for R load




Fig. 5: Output voltage of 11 level CHB-MLI for IM load using CO PWM




Fig. 6: Output current of 11 level three-phase CHB-MLI for R load

| Level Shifted PWM techniques | Without Filter |         | With Filter |         |
|------------------------------|----------------|---------|-------------|---------|
|                              | R load         | RL load | R load      | RL load |
| IPD                          | 0.22           | 0.27    | 0.27        | 0.27    |
| APOD                         | 0.36           | 0.37    | 0.25        | 0.37    |
| CO                           | 1.80           | 1.81    | 1.80        | 1.81    |
| VF                           | 0.47           | 0.47    | 0.38        | 0.47    |

Table 2: comparison of THD for output voltage using different PWM techniques

| Level Shifted PWM techniques | RL load |         |         |
|------------------------------|---------|---------|---------|
|                              | Phase a | Phase b | Phase c |
| IPD                          | 1.8     | 2       | 2.3     |
| APOD                         | 1.7     | 2       | 2.3     |
| CO                           | 1.9     | 1.9     | 2.25    |
| VF                           | 2.4     | 2.4     | 3       |

Table 3: comparison of three phase system THD for output voltage for R load

## V. CONCLUSION

Level shifted PWM control is implemented in this paper to design the hybrid MLI for different 11 levels at various loading conditions. It is observed that the proposed inverter has superior features compared to conventional multilevel inverters in terms of the component count, control requirements, cost, and reliability. The efficiency of the inverter is also better as compared to conventional topologies.

It is possible because of generating only positive carriers for pulse width modulation control. As the hybrid inverter requires low rated dc sources, fuel cells, photovoltaic arrays can also be used as dc sources.

#### REFERENCES

- [1] Susheela, N., & Kumar, P. S. (2017). Performance Evaluation of Carrier Based PWM Techniques for Hybrid Multilevel Inverters with Reduced Number of Components. *Energy Procedia*, 117, 635-642.
- [2] Satti, M. B., Hasan, A., & Ahmad, M. I. (2018). A New Multilevel Inverter Topology for Grid-Connected Photovoltaic Systems. *International Journal of Photoenergy*, 2018.
- [3] Buticchi, G., Concarì, C., Franceschini, G., Lorenzani, E., & Zanchetta, P. (2012, September). A nine-level grid-connected photovoltaic inverter based on cascaded full-bridge with flying capacitor. In *2012 IEEE Energy Conversion Congress and Exposition (ECCE)* (pp. 1149-1156). IEEE.
- [4] Kumar, V., Pandey, A. S., & Sinha, S. K. (2016, March). Grid integration and power quality issues of wind and solar energy system: A review. In *2016 International Conference on Emerging Trends in Electrical Electronics & Sustainable Energy Systems (ICETEESES)* (pp. 71-80). IEEE.
- [5] Nikhil Kumar, Suresh K Gawre, Deepak Verma, "Modeling and Simulation of Solar Photovoltaic System and Interfacing with Neutral Point clamped Multilevel Inverter", *International Conference in Electrical, Electronics and Computer Science (ICEECS-2014)*, Chennai, Tamil Nadu, 30 March.
- [6] Grandi, G., Rossi, C., Ostojic, D., & Casadei, D. (2009). A new multilevel conversion structure for grid-connected PV applications. *IEEE Transactions on Industrial Electronics*, 56(11), 4416-4426.
- [7] Ulsrud, K., Winther, T., Palit, D., Rohrer, H., & Sandgren, J. (2011). The Solar Transitions research on solar mini-grids in India: Learning from local cases of innovative socio-technical systems. *Energy for Sustainable Development*, 15(3), 293-303.
- [8] El Nozahy, M. S., & Salama, M. M. A. (2013). Technical impacts of grid-connected photovoltaic systems on electrical networks—A review. *Journal of Renewable and Sustainable Energy*, 5(3), 032702.
- [9] Libo, W., Zhengming, Z., & Jianzheng, L. (2007). A single-stage three-phase grid-connected photovoltaic system with modified MPPT method and reactive power compensation. *IEEE Transactions on Energy Conversion*, 22(4), 881-886.
- [10] Corzine, K. (2005). Operation and design of multilevel inverters. Developed for the office of naval research.
- [11] de Oliveira, F. M., da Silva, S. A. O., Durand, F. R., Sampaio, L. P., Bacon, V. D., & Campanhol, L. B. (2016). Grid-tied photovoltaic system based on PSO MPPT technique with active power line conditioning. *IET Power Electronics*, 9(6), 1180-1191.
- [12] Molina, M. G., dos Santos, E. C., & Pacas, M. (2010, November). Improved power conditioning system for grid integration of photovoltaic solar energy conversion systems. In *2010 IEEE/PES Transmission and Distribution Conference and Exposition: Latin America (T&D-LA)* (pp. 163-170). IEEE.
- [13] Daher, S., Schmid, J., & Antunes, F. L. (2008). Multilevel inverter topologies for stand-alone PV systems. *IEEE transactions on industrial electronics*, 55(7), 2703-2712.
- [14] Mohan, N., & Undeland, T. M. (2007). *Power electronics: converters, applications, and design*. John Wiley & sons.
- [15] Zambra, D. A., Rech, C., & Pinheiro, J. R. (2010). Comparison of neutral-point-clamped, symmetrical, and hybrid asymmetrical multilevel inverters. *IEEE Transactions on Industrial Electronics*, 57(7), 2297-2306.
- [16] Kouro, S., Malinowski, M., Gopakumar, K., Pou, J., Franquelo, L. G., Wu, B., & Leon, J. I. (2010). Recent advances and industrial applications of multilevel converters. *IEEE Transactions on industrial electronics*, 57(8), 2553-2580.
- [17] Tolbert, L. M., & Peng, F. Z. (1998, February). Multilevel converters for large electric drives. In *APEC'98 Thirteenth Annual Applied Power Electronics Conference and Exposition (Vol. 2, pp. 530-536)*. IEEE.
- [18] Vazquez, S., Leon, J. I., Carrasco, J. M., Franquelo, L. G., Galvan, E., Reyes, M., & Dominguez, E. (2009). Analysis of the power balance in the cells of a multilevel cascaded H-bridge converter. *IEEE Transactions on Industrial Electronics*, 57(7), 2287-2296.
- [19] Tolbert, L. M., & Peng, F. Z. (2000). Multilevel converters as a utility interface for renewable energy systems. In *2000 Power Engineering Society Summer Meeting (Cat. No. 00CH37134) (Vol. 2, pp. 1271-1274)*. IEEE.
- [20] Brando, G., Dannier, A., Del Pizzo, A., & Rizzo, R. (2010, September). A high performance control technique of power electronic transformers in medium voltage grid-connected PV plants. In *The XIX International Conference on Electrical Machines-ICEM 2010* (pp. 1-6). IEEE.
- [21] Peng, F. Z., McKeever, J. W., & Adams, D. J. (1997). Cascade multilevel inverters for utility applications (No. CONF-971160-1). Oak Ridge National Lab., TN (United States).
- [22] Noge, Y., & Itoh, J. I. (2012, June). Multi-level inverter with H-bridge clamp circuit for single-phase three-wire grid connection suitable for Super-junction/SiC MOSFET. In *Proceedings of The 7th International Power Electronics and Motion Control Conference (Vol. 1, pp. 88-93)*. IEEE.
- [23] Rahim, N. A., & Selvaraj, J. (2009). Multistring five-level inverter with novel PWM control scheme for PV application. *IEEE transactions on industrial electronics*, 57(6), 2111-2123.
- [24] Tolbert, L. M., & Habetler, T. G. (1999). Novel multilevel inverter carrier-based PWM method. *IEEE Transactions on industry applications*, 35(5), 1098-1107.