

Simulation of Neutral Point Clamped Multilevel Inverter

Anup Singh Sanatsingh Thakur¹ Urvesh Rameshbhai Rana²

¹PG Student ²Assistant Professor

^{1,2}Department of Electrical Engineering

¹Kalol Institute of Technology & Research Centre Ahmedabad, India ²Parul University Vadodara, India

Abstract— In this paper MATLAB simulation of neutral point clamped type multilevel inverter is consist. Previously two level inverter was widely used in power industry but in case of two level inverter major problems was power quality so to compensate this problem multilevel topology comes in the power industry. Multilevel inverter is beneficial in power quality improvement compare to the two level inverter.

Key words: Clamping Diodes, Neutral Point

I. INTRODUCTION

The diode-clamped multilevel inverter employs clamping diodes and cascaded dc capacitors to produce ac voltage waveforms with multiple levels. The inverter can be generally configured as a three-, four-, or five-level topology, but only the three-level inverter, often known as neutral-point clamped (NPC) inverter, has found wide application in high-power medium-voltage (MV) drives. The main features of the NPC inverter include reduced dv/dt and THD in its ac output voltages in comparison to the two-level inverter discussed earlier. More importantly, the inverter can be used in the MV drive to reach a certain voltage level without switching devices in series. For instance, the NPC inverter using 6000-V devices is suitable for the drives rated.




Fig. 1: Three Level NPC Inverter

II. SWITCHING STATE

The operating status of the switches in the NPC inverter can be represented by switching states shown in Table. Switching state ‘P’ denotes that the upper two switches in leg A are on and the inverter terminal voltage V_{AZ} , which is the voltage at terminal A with respect to the neutral point Z, is $+E$, whereas ‘N’ indicates that the lower two switches conduct, leading to $V_{AZ} = -E$. Switching state ‘O’ signifies that the inner two switches S_2 and S_3 are on and V_{AZ} is clamped to zero through the clamping diodes.

Switching State	Device Switching Status (Phase A)				Inverter Terminal Voltage V_{AZ}
	S_1	S_2	S_3	S_4	
P	On	On	Off	Off	E
O	Off	On	On	Off	0
N	Off	Off	On	On	$-E$

Fig. 1.1: Switching States

It can be observed from Table that switches S_1 and S_3 operate in a complementary manner. With one switched

on, the other must be off. Similarly, S_2 and S_4 are a complementary pair as well.




Fig. 2: Switching States, Gate Signals And Inverter Terminal Voltage V_{AZ}

A. Case 1: Commutation with $i_A > 0$.

It is assumed that (a) the load current i_A is constant during the commutation due to the inductive load, (b) the dc bus capacitors C_{d1} and C_{d2} are sufficiently large such that the voltage across each capacitor is kept at E , and c) all the switches are ideal. In switching state [O], switches S_1 and S_4 are switched off while S_2 and S_3 conduct. The clamping diode D_{Z1} is turned on by the positive load current ($i_A > 0$). The voltages across the on-state switches S_2 and S_3 are given by $v_{S2} = v_{S3} = 0$, while the voltage on each of the off-state switches S_1 and S_4 is equal to E . During the π interval, S_3 is being turned off. The paths of i_A remain unchanged. When S_3 is completely switched off, the voltages across S_3 and S_4 become $v_{S3} = v_{S4} = E/2$ due to the static voltage sharing resistors R_3 and R_4 . In switching state [P], the top switch S_1 is gated on ($v_{S1} = 0$). The clamping diode D_{Z1} is reverse-biased and thus turned off. The load current i_A is commutated from D_{Z1} to S_1 . Since both S_3 and S_4 have already been in the off-state, the voltage across these two switches is equally divided by R_3 and R_4 , leading to $v_{S3} = v_{S4} = E$.




Fig. 3: Inverter Terminal And Line-To-Line Voltage Waveforms

B. Case 2: Commutation with $i_A < 0$.

In switching state [O], S_2 and S_3 conduct, and the clamping diode D_{Z2} is turned on by the negative load current i_A . The voltage across the off-state switches S_1 and S_4 is $v_{S1} = v_{S4} = E$. During the π interval, S_3 is being turned off. Since the

inductive load current i_A cannot change its direction instantly, it forces diodes D1 and D2 to turn on, resulting in $v_{S1} = v_{S2} = 0$. The load current is commutated from S3 to the diodes. During the S3 turn-off transient, the voltage across S4 will not be higher than E due to the clamping diode DZ2, and it will also not be lower than E since the equivalent resistance of S3 during turn-off is always lower than the off-state resistance of S4. Therefore, v_{S3} increases from zero to E while v_{S4} is kept at E. In switching state [P], the turn-on of S1 does not affect the operation of the circuit. Although S1 and S2 are switched on, they do not carry the load current due to the conduction of D1 and D2

- To summarize, the three-level NPC inverter offers the following features:
- No dynamic voltage sharing problem. Each of the switches in the NPC inverter withstands only half of the total dc voltage during commutation.
- Static voltage equalization without using additional components. The static voltage equalization can be achieved when the leakage current of the top and bottom switches in an inverter leg is selected to be lower than that of the inner switches.
- Low THD and dv/dt. The waveform of the line-to-line voltages is composed of five voltage levels, which leads to lower THD and dv/dt in comparison to the two-level inverter operating at the same voltage rating and device switching frequency.

III. MATLAB SIMULINK DIAGRAM




Fig. 4: Simulation of Three Level NPC Inverter




Fig. 5: Sub System of Firing Circuit




Fig. 6: Output Waveform of Terminal Voltage

ACKNOWLEDGMENT

I am sincerely thankful to my parents for their moral support and my guide for his technical guidance and last but not the list my college colleagues and friends for their mental support.

REFERENCES

- [1] Harmonic Compensation in Distribution System Using 3-Level NPC VSI Based Hybrid Filter, s. P. Gawande, Shankar P. Piprode, Nitin A Nandanwar and MD.Sahebe Ala Department of Electrical Engineering Yeshwantrao Chavan College of Engineering, Nagpur.
- [2] power quality improvement of the custom power device with protection of inverter from short circuit fault International Journal of Advanced Trends in Computer Science and Engineering, Vol.2 , No.2, Pages : 39-44 (2013)Special Issue of NCRTECE 2013 - Held during 8-9 February, 2013 in SMK Fomra Institute of Technology, OMR, Thaiyur, Kelambakkam, Chennai.
- [3] High Power Converters and AC Drives by Bin Wu, IEEE Press [2006].
- [4] Review of multilevel voltage source inverter topologies and control schemes by Ilhami Colak, Ersan Kabalci, Ramadan Bayindir.
- [5] Analysis of Harmonic Distortion in Non-Linear loads by Anne ko, Wunna Swe, Aung Zeya.
- [6] Multilevel Inverter: A survey of Topology Controls, and Applications by Joe Rodriguez, Jih-Sheng Lai and FangZheng Peng, IEEE transactions on industrial Electronics, vol.49, no.4, august 2002