

# Design of 1 Bit Sigma Delta ADC

Mr. Sanket V Banabakode<sup>1</sup> Prof. Sanjay Tembhurne<sup>2</sup>  
<sup>1,2</sup>Department of Electronics and Communication Engineering  
<sup>1,2</sup>GHRAET, RTMNU, Nagpur, India

**Abstract**— The 1st order single-loop single-bit digital sigma-delta modulator is design in this project. 1 bit ADC is use in this project along with Difference Amplifier, integrator and DAC in feedback. 2Stage comparator is used as a ADC. Oversampling and Noise shaping technology is use because of this design of anti-aliasing filter also reduce. Furthermore, behavioral simulations of the design are verified using Tanner. A top-down system design methodology that can be used to determine the degree of influence of the modulator structure parameters on the performance of the modulator is provided. This approach not only provides important guiding significance on implement of the modulator in an FPGA processor, but also reduces the design complexity and shortens the integrated circuit(IC) design.

**Key words:** ADC, Sigma-Delta Modulator, FPGA, DAC, Oversampling

## I. INTRODUCTION

Sigma-delta modulation is the most popular form of analog-to-digital conversion used in audio applications. It is also commonly used in D/A converters, sample-rate converters. Sigma-delta modulation (SDM) is perhaps best understood by comparison with traditional pulse-code modulation (PCM). A PCM converter typically samples an input signal at the Nyquist frequency and produces an N-bit representation of the original signal. This technique, however, requires quantization  $2^N$  levels. Whether implemented using successive approximation registers, pipelined converters, or other techniques, high resolution is difficult to obtain in PCM conversion due to the need to accurately represent many quantization levels and the subsequent circuit complexity. This is the motivation for sigma-delta modulation. Block diagram Sigma Delta Modulator is as shown in Fig. 1

Sigma-delta modulator is a 1 bit system. In this type of modulator 1 bit ADC is used which convert analog input into 1 bit binary representation. As shown in above fig Block Diagram of Sigma Delta Modulator consist of Difference Amplifier, integrator. In feedback DAC is used which convert 1 bit binary representation into analog signal which will be applied as input to the Difference Amplifier using negative feedback which increases the stability of the circuit. To achieve high signal-to-noise ratio, Delta Sigma modulation must use oversampling techniques, that is, the analog signal is sampled at a rate several times higher than the Nyquist rate. Digital SDM is not only widely used in oversampling and noise-shaping DAC but also the most critical component of the DAC. It has a direct impact on the performance and stability of the DAC. Oversampling and noise-shaping DAC is composed of three parts: digital interpolation filter, digital SDM and analog filter.

1-bit modulator has excellent linearity, while the multi-bit one has to use digital correction or dynamic matching technology to increase its linearity and to suppress

its harmonic distortion, which will increase the complexity of system.




Fig. 1: Block Diagram of Sigma Delta Modulator

## II. METHODOLOGY TO BE EMPLOYED

The Design Methodology of Sigma Delta Modulator given below. It consists of various steps to find the output data. In this, a ADC generate the code depending on the input. It consists of various parts such as Difference Amplifier and Integrator. In feedback DAC is used which convert 1 bit binary representation into analog signal which will be applied as input to the Difference Amplifier using negative feedback which increases the stability of the circuit.

## III. OVER SAMPLING AND NOISE SHAPING

### A. Oversampling:

Normally sampling frequency is twice the frequency of input signal for proper sampling and avoiding the aliasing effect and to reconstruct the original signal at the receiver. When we use sampling frequency very high than input signal frequency then that type of sampling is called as "Oversampling".




Fig. 2: Under Sampled Signal

If we oversampled the signal then Aliasing can be removed and quantization noise of the circuit reduces. Over sampling ratio of 128 is used the above circuit.




Fig. 3: Over Sampled Signal

As signal is oversampled then SNR increase as stated above. The relation between Over sampling rate and modulator performance is shown in table below:-

Over Sampling Rate	SNR	No. of significant bits
16	82	13
32	102	17
64	123	20
128	144	24
256	169	28
512	189	31

Table 1: The Relationship between Over-Sampling Rate and Modulator Performance

**B. Noise Shaping Technology:**

Noise shaping circuit is to extend the Dynamic range. This result from the application of Feedback. As we apply feedback this modulator acts as a closed loop modulator. A closed loop modulator can be used as a high pass filter for

quantization noise and as a low pass filter for the input signal. Noise shaping circuit is also used to reduce the bandwidth of selected signal. As we used Noise shaping technology the quantization noise is moved out of baseband so that SNR (Signal to quantization noise Ratio) increases. As order of modulator increases noise shaping of the circuit becomes improve and SNR also increases.

**IV. DIFFERENCE AMPLIFIER**

Difference Amplifier is a basic Block of Sigma Delta Modulator. 2 Inputs are applied to the Difference Amplifier. Out of these two inputs 1 is main input signal and another input is a output of DAC which is applied as a input to Difference amplifier. Circuit diagram and waveforms of Difference amplifier is as shown below.




Fig. 4: Structure of Difference Amplifier

**V. INTEGRATOR**

The integrator consists of an op-amp, a resistor, and a feedback capacitor. The values of the resistor and the capacitor decide the time constant of the integrator. The time constant shouldn't be too big. Otherwise, the integrator will go into the saturation status. Op-amp is the core part of the sigma-delta modulator. It provides a large open loop gain to implement the negative feedback concept as well as let the integrator integrate smoothly. In addition, it has large bandwidth to pass through at least the first two harmonics of input sine wave. In an affect to achieve better stability, the designed op-amp also has large phase margin. Figure 4 shows the structure of the implemented op-amp




Fig. 5: Structure of Op-Amp Based Integrator

**VI. 1 BIT ADC:**




Fig. 6: Structure of 1 bit ADC

The 1-bit ADC is composed of a comparator and a DFF in the first order sigma-delta modulator. To simplify the circuit, the two-stage comparator is used in the project. It is based on the former discussed two-stage op amp circuit. But the comparator does not have to be compensated for close-loop feedback as the stability issue is not a concern. This means that there is no requirement for an internal compensation capacitor. This results in an increased output slew rate. Figure 5 shows the schematic of the two-stage comparator.

N2 and N3 form current mirror to provide stable current for the first stage differential inputs. P0, P1, N0 and N1 are composed of differential amplifier. P2 and N4 form the second stage to amplify the signal from the first stage. Since in sigma-delta modulators the comparator is required to work at a high oversampling frequency but its resolution can be as small as 1 bit, the comparator design thus focuses more on a high-speed operation instead of accuracy. The waveform of comparator is as shown in figure below. Output of ADC is 1 bit so to increase the resolution of the output Decimator can be used. The desired output resolution is given by the equation,

$$N = (50 \log k - 12.9) / 6.02$$

Where

N=Required Resolution

K=Over Sampling Ratio




Fig. 7: Output Waveform of 1 bit ADC

## VII. DIGITAL TO ANALOG CONVERTER

In feedback DAC is used which convert 1 bit binary representation into analog signal which will be applied as input to the Difference Amplifier using negative feedback which increases the stability of the circuit. As oversampling is used the use of anti aliasing reconstruction filter is greatly reduced. If higher order filter is required to reduce this noise, then some advantages of sigma delta DAC architecture are lost.




Fig. 8: Structure of DAC

### VIII. OUTPUT WAVEFORMS OF SIGMA DELTA MODULATOR




Fig. 9: Sinput Output Waveforms

### REFERENCES

- [1] The Design of a High Speed and High Precision Sigma-Delta Modulator , Shuangwei Han and Yuliang Wang, Third International Conference on Information Science and Technolog March 23-25, 2013; Yangzhou, Jiangsu, China
- [2] Yves Geerts, Michiel Steyaert and Willy Sansen, "Design Of Multi-Bit Delta-Sigma A/D Converters", Kluwer Academic Publishers, 2012.
- [3] R. Schreier and G. Temes, "Understanding Delta-Sigma Data Converters" ,IEEE press Piscataway, NJ, 2010.
- [4] T. V. Cao, D. T. Wisland, F. Moradi, and T. S. Lande, "Novel low voltage current-mirror sense amplifier based flip-flop with reduced delay time," inCircuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, pp. 3166–3169, IEEE, 2009.
- [5] T. V. Cao, D. T. Wisland, T. S. Lande, and F. Moradi, "Low phase-noise vco utilizing modified symmetric load and partial positive feedback for fdsm," Analog Integrated Circuits and Signal Processing, Dec. 2011.
- [6] R. Wilcock, and M. Kraft, "Genetic algorithm for the design of electro-mechanical sigma delta modulator MEMS," Sensors, 2011, vol.11, no.10, pp.9217-9232.
- [7] T. Northemann, M. Maurer, S. Rombach, A. Buhmann, and Y. Manoli,"A digital interface for gyroscopes controlling the primary and secondary mode using bandpass sigma-delta modulation," Sensors and Actuators A: Physical, August 2010, vol.162, no.2, pp. 388-393.
- [8] R. Schreier and G. Temes, "Understanding Delta-Sigma Data Converters" ,IEEE press Piscataway, NJ, 2005.
- [9] U. Wismar, D. Wisland, and P. Andreani, "A 0.2 v 0.44/spl mu w 20khz analog to digital/spl sigma/delta modulator with 57 fj/conversion fom,"in Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European, pp. 187–190, IEEE, 2006.