Design of a High Speed Serializer, Timing Analysis and Optimization in TSMC 28nm Process Technology

Nupoor Sharma¹ Dr Nataraj K R²

¹²Department of Electronics and Communication Engineering
¹SJBIT, Bangalore, Karnataka, India

Abstract—The use of serializers and deserializers in SerDes devices is a compulsory requirement for chip to chip communication. They are useful in converting parallel to serial data and vice-versa. Multiple SerDes devices are housed in a single package. In this paper, a high speed serializer targeted for speeds as high as 20Gbps is proposed and implemented. This is designed primarily for SerDes devices for chip to chip communication. The serializer is designed to facilitate high speed transfer data rates. This design employs differential logic implementation for the circuit, so as to owe high speed operation when compared to single ended implementation. The custom circuit design simulations are compared against standard library files generated by LIBERATE tool. Also Timing fixes were done using Synthesis flow by writing the RTL code for custom top module design and feeding it to DC and IC Compilers.

Key words: LIBERATE; Differential logic; Synthesis, RTL; DC and IC Compiler

I. INTRODUCTION

Owing to the multimedia applications, there is a rise in the demand for bandwidth of the transmission. This demand has paved way for the development of high speed and low cost serial link technology.

For getting data on and off of chips or boards and even boxes, a high-speed serial link is the ultimate choice. For Ex: With speeds from 1 to 12 Gbps and payloads from 0.8 to 10Gb, it accounts for a lot of data transfer. Thus, with fewer pins, no massive simultaneous switching output (SSO) problems, lower cost, and lower EMI, high-speed serial communication is the best option. Multi gigabit transceivers (MGTs) are by far the best option when we need to transfer lots of data at faster speeds.

As device geometry in integrated circuit (IC) grew smaller and smaller, and maximum toggle rate of flipflop (Fmax) increased, the requirement for I/O bandwidth exploded. In fact, some developments even allowed for I/O frequency being faster than Fmax.

The building blocks of serializer include multiplexors, latches, flipflops and xor gates which connect data output to drivers. As a result of these, it is difficult to fix timing violations in the path.

High-speed and Low power design have become two crucial pillars of modern VLSI circuits. The overall system performance is always determined by timing elements such as flip-flops and latches, and thus their improvement is one of the most critical tasks to enhance the system performance. The most important concerns in design of timing path elements such as D flip-flops (DFFs) and latches are power consumption and timing constraints.

Single ended design of serializer in earlier IBM transmitter architecture can support upto 10Gbps data rate.

Differential implementation of the serializer overcomes this drawback by having fast speed, and higher data rates.

This implementation is improvised version of older, currently existing single ended implementation in IBM transmitter architecture. The circuit simulations were compared against .library files generated by STA tool, LIBERATE characterization tool from CADENCE VIRTUOSO. Also digital logic implementation of the top module design was done using Synthesis RTL to GDS flow. The results show the comparison in terms of area, power when comparing custom design to standard cells from Synthesis flow.

The rest of the paper is organized as follows. Section II briefly reviews the hardware characteristics of Serializer. The motivation of this work is also presented in this section. Section III then discusses existing topology for serializer and its basic functionality. The details of the proposed design are presented in Section IV. Experimental results are described in Section V.

II. BACKGROUND

A. Motivation

The SerDes devices use serializer and deserialiser to transfer data for chip to chip communications. Hence in order to achieve high speed and reliable data transfer for chip to chip, boards or packages, the serializer should be capable of sending data at high rate, by pumping the lower data rate input to higher speed data output. The usually available implementations of serializers include single ended design. So here, an improved version is designed involving differential logic implementation to promote high speeds.

B. Serializer

Serial-to-parallel and parallel-to-serial conversions have been an integral part of I/O design from the beginning. And, so has the idea of recovering a clock, or “locking a clock to an incoming stream.” But why has the SERDES suddenly become so important?

A Serializer takes n bits of parallel data changing at rate y and transforms them into a serial stream at a rate of n times y. On the contrary, a Deserializer takes serial stream at a rate of n times y and changes it into parallel data of width n changing at rate y.

Conceptually, the input to the transmit stage of a serializer is an n-bit datapath which is serialized to a one-bit serial data signal for application to the Feed Forward Equalizers and Driver stages. Generally the value of n is a multiple of 8 or 10, and may be programmable on some implementations. Values of n which are multiples of 8 are useful for sending unencoded and/or scrambled data bytes; values of n which are multiples of 10 are useful for protocols which use 8B/10B coding.
A simplified schematic of the 2:1 Serializer which performs the serialization of even and odd data streams is shown in Fig.1 below. This simple tree structure has been successfully used at speeds over 40Gbps in CMOS technologies and over 132Gbps in SiGe technologies.

The key design constraint that enables using this architecture for high baud rates is as follows: the $T_{sq}$ propagation delay of the multiplexor (from the select input to the multiplexor output) must be less than the $T_{cq}$ propagation delay of the latch (from the clock input to the latch output). This is illustrated in Fig.1b.

The two bits of parallel data, DEVEN and DODD, are assumed to be time-aligned into the serializer and are synchronized to the half-rate C2 clock. The first two latches capture the parallel DEVEN and DODD signals, creating De and Do outputs on the rising edge of the C2clk signal. The Do signal is generated by resampling the Do signal on the falling edge of the C2 clock. These two signals are skewed by 1 UI and provide the inputs to the 2:1 MUX. The C2 clock controls the select input of this MUX such that when the De input is selected when the clock is low, and Do is selected when the clock is high. If $T_{sq} < T_{cq}$, then the multiplexor always selects a stable input signal, resulting in clean, glitch-free operation. This pingpong action is illustrated in Fig. 1b.

For example, the input to a 8:2 serializer stage consists of eight time-aligned parallel bits, and the output consists of two streams, i.e, Deven and Dodd half-rate serial streams feeding the Feed Forward Equalizer shift register. Implementation wise, the 8:2 serializer is built using a cascade of four 2:1 serializers feeding two 2:1 stages.

### III. RELATED WORK
The design shown below is a transmitter designed for low power, 10Gbps serial link transmitter of IBM architecture.
The design uses clock buffers as a part of clock tree to transmit the clock to all latches. The data inputs are d0, d1, d2, d3 and their complements which are fed to two 4:2 differential multiplexors. The outputs from these devices are fed into differential latch. In the lower section of the design, an extra latch enabled by the complementary clock signal is added to facilitate half cycle delay. Henceforth, the design employs half cycle delay in its outputs. The positive outputs from the latches are fed into 2:1 mux which then feeds the output to an xor gate. The clocks fed to the initial input section multiplexors is 2.5Ghz, and the clock fed to latches is 5Ghz. Thus, obtaining data rates at 10Gbps at the output of xor gates.

The clocks supplied for multiplexors and latches used for this design are complementary in nature.

B. The Proposed Differential latch design

The basic differential latch design employs two enable signals clk and its complement clkb which are fed to stacked inverters. The inputs are complementary too, inp and inn supplied to the stacked inverter gates. A feedback inverter loop is connected to help in restoring action of latched data. For designing a 4:2 differential mux, two 2:1 muxes are linked by combining sel and selb inputs, supplying them simultaneously for two mux sections. So the top section takes d0, d1 and the lower mux section takes d0_b and d1_b inputs and selects accordingly.

ULVT devices are used for the design to allow high speed as these devices allow fast operation but consume more power. Thus a tradeoff is made between power and speed.

C. The proposed 2:1 multiplexor design

Let us now dive into the concept itself. The working goes as follows. The proposed design takes four data inputs and their complements generated using pseudo
random sequence generator block, written using VerilogA code.

The four data inputs of 2.5Gbps data rates are fed into multiplexors which are then accordingly sent via latches to the final mux section which feeds the output to drivers through xor gates. The data is latched at 5Ghz clock and thus the data inputs are converted to 5Gbps data. The final mux converts the data to 10Gbps outputs.

The design involves four sections of 2:1 serializers which thus convert four data inputs to four data outputs available at the rear end of the xor gates. Thus the outputs o1, o2, o3 and o4 are delayed by half clock cycle.

Circuit simulations of the setup and hold time of latch are carried out by keeping data constant and then shifting clock, and vice-versa. These values are verified by generating liberty files by using LIBERATE Characterization tool. Also the mux delays are measured using STA process, LIBERATE tool and by custom circuit simulations.

Also, a RTL code for the top module design is written from the scratch which is then fed to Synthesis DC compiler. It generates a set of timing reports. It is this stage where we perform the setup time violation fixes. This data is then fed to IC compiler tool, which generates APR (Auto placement and route) design and layout for our RTL code input. Hold times fixes are done in this stage, by inserting buffers in data path and very rarely into clock paths. The layout is done by picking cells from standard library. Thus, a comparison is done between standard cells and custom designed cells in performance, area.

V. PERFORMANCE EVALUATION

In order to investigate the effectiveness of the proposed design, the complete top module layout was done and simulations were carried out. It was seen that this implementation can easily work upto 20Gbps data rates, owing to the differential logic implementation. Rise and Fall times of 15ps was set for the clock signals for faithful design.

![Fig. 8: Top Module Design Layout](image)

![Fig. 9: Output Waveforms From Custom Design Circuit Simulations](image)

![Fig. 10: RTL Code Simulations for Top Module](image)

The above figures show output waveforms from circuit simulations and RTL code simulations.

The setup and hold times of latch, under worst case corner, Slow corner (SSS, voltage: 0.925V and temperature: 110°C) are tabulated as follows for comparison.

<table>
<thead>
<tr>
<th></th>
<th>Circuit Simulations</th>
<th>LIBERATE analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>Setup time</td>
<td>17.96ps</td>
<td>22ps</td>
</tr>
<tr>
<td>Hold time</td>
<td>-9ps</td>
<td>-15ps</td>
</tr>
</tbody>
</table>

Table 1: Latch Data Comparison

The tabulations for mux under the same conditions are as follows:

<table>
<thead>
<tr>
<th></th>
<th>Circuit Simulations</th>
<th>LIBERATE analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>Duty Cycle</td>
<td>48.99%</td>
<td>50%</td>
</tr>
<tr>
<td>Cell delay</td>
<td>21ps</td>
<td>29ps</td>
</tr>
</tbody>
</table>

Table 2: Mux Data Comparison

VI. CONCLUSION

This paper introduces an effective high speed serializer design using differential logic implementation in circuit
design. This design can support up to 20Gbps data rates in top module layout, which is a very high speed targeted. It also shows the comparison between circuit simulations and liberty files generated by STA tool. RTL Code and Synthesis flow was also run on the design, from digital end perspective.

REFERENCE


[10] LIBERATE Characterization Suite manual from CADENCE VIRTUOSO.


[12] Vladimir Stojanovic and Mark Horowitz, Stanford University, “Modeling and Analysis of High-Speed Links”, Research supported by MARCO Interconnect Focus Center and Rambus Inc.


