

A Simple Algorithm for Three Phase Three Level Space Vector PWM

Sejal D Patel¹ Prof. Sumit K Rathor²

²Assistant Professor

²Department of Electronics & Electrical Engineering

^{1,2}G.H. Patel Collage of Engineering and Technology, Gujarat Technological University

Abstract— All renewable sources use power electronic devices specially multilevel inverters to convert DC source obtained from renewable sources into AC. These inverters can give their best results when the proper scheme is applied for obtaining desired output. There are many PWM schemes available for inverter operation to obtain variable voltage and frequency supply for inverter. The carrier based sinusoidal and space vector PWM(SVPWM) is the most widely used scheme for the voltage source inverters due to their easier digital realization and better DC link utilization. A simplified algorithm for the three-level SVPWM is proposed. Due to the geometrical symmetry of six sectors, there exist the close relationships in on time calculations and on time arrangement for switches between them. So it can complete the computation of the three-level SVPWM in one sector.

Key words: Three Level NPC Inverter; Space Vector Pulse Width Modulation

I. INTRODUCTION

Nowadays multilevel schemes have caught great attention in the field of high-power and high-voltage applications. These schemes improve quality of output waveform of voltage source inverter by increasing waveform steps and reduce the voltage stress across switches by using multiple switches. As there is low voltage stress produced, the dv/dt ratio is also become less, which causes less EMI problems. Among these topologies, the neutral-point clamped (NPC) three-level topologies is widely used for such applications. Researches on topics covering soft switching, neutral point voltage self-balancing and all kinds of modulations are going on now a days. As one of most promising modulation technologies in three phase systems, space vector PWM (SVPWM) for three-level converter has an advantage over sinusoidal PWM in voltage utility, for modulation range of SVPWM is 15% higher than that of sinusoidal PWM [4]. Although three-level SVPWM technique is derived from two level SVPWM, three-level SVPWM is considerably more complex than that of two-level converter because of large number of balancing. Due to its complexity in computation, three-level SVPWM algorithm is almost implemented using software based on DSP or MCU according to reported literatures [5]. This method demonstrates high flexibility and adaptability to various applications, but it also suffers some disadvantages:

- 1) As a sequence controller, these type processors interpret instructions line by line, which results in time delay and leads to deteriorate the performance of a control system.
- 2) With most computation resources devoting to the periodic events such as sampling, control algorithm calculating and PWM gating signals generating, limited resources are left to other functions.

In order to resolve these problems, multi-DSP systems are often adopted in these applications, but hardware and software design for such multi-DSP systems will complicate the design process greatly. An alternative to the problems is a new hardware-software partition, in which time-critical and periodic intensive computation tasks can be undertaken by hardware featuring parallelism. Therefore, the processor can be relieved from the onerous periodic computation tasks and gain more computation resources to cope with other tasks.

However, implementation of three-level SVPWM totally based on hardware technology has so far still not been reported in the literature. This paper presents simplified algorithm for the three-level SVPWM.

II. 3 LEVEL NEUTRAL POINT CLAMPED INVERTER




Fig. 1: Three Level NPC Inverter

A. SVPWM Algorithm:

Fig.1 shows a three-level neutral point clamped inverter. It contains 12 controllable power switching devices and also supplied with two capacitors connected in series. Both are charged with VDC. The point between these capacitors is the DC-voltage neutral point. Each phase leg consists of 4 series-connected switching devices (IGBT's) and two clamping diodes. Their job is to clamp the six middle switches potential to the DC-link point at zero. Specific combinations of the twelve switches gives the three level output voltage. The four switches in one phase leg can only be turned on two at a time and so be connected to the DC-link points U,M and L. This means that the three level voltage can be obtained by using O as reference. Here U=

L-M-M			
L-U-U	V11	180	4/3Vdc
L-M-U	V12	-150	2/√3Vdc
M-M-U	V13	-120	2/3Vdc
L-L-M			
L-L-U	V14	-120	4/3Vdc
M-L-U	V15	-90	2/√3Vdc
U-M-U	V16	-60	2/3Vdc
M-L-M			
U-L-U	V17	-60	4/3Vdc
U-L-M	V18	-30	2/√3Vdc

Table 2: All Switching States and Space Vectors

D. Sector Determination:

θ is calculated and from that the sector in which the reference voltage vector is determined as follows:

- 1) if θ is between 0 ≤ θ < 60 then, the ref. vector is in sector 1
- 2) if θ is between 60 ≤ θ < 120 then, the ref. vector is in sector 2
- 3) if θ is between 120 ≤ θ < 180 then, the ref. vector is in sector 3
- 4) if θ is between 180 ≤ θ < 240 then, the ref. vector is in sector 4
- 5) if θ is between 240 ≤ θ < 300 then, the ref. vector is in sector 5
- 6) if θ is between 300 ≤ θ < 360 then, the ref. vector is in sector 6

III. TIME CALCULATION

The reference voltage Vref is given by,

$$V_{ref} = 2/3(V_a0 + V_b0e^{j2\pi/3} + V_c0e^{-j2\pi/3})$$

Vref is calculated by using three nearest voltage space vectors.

$$TsV_{ref} = TaV_x + TbV_y + TV_z$$

In figure3, it is shown how the reference vector passes from sector 1 to sector 2.




Fig. 3: VREF Transition between Two Sectors

Vectors: \vec{V}_2 , \vec{V}_7 and \vec{V}_{14} are used when \vec{V}_{ref} is in region four of sector I:

$$\vec{V}_{14}T_a + \vec{V}_7T_b + \vec{V}_2T_c = \vec{V}_{ref}Ts \quad (\text{equation 1.1})$$

Where,

$$\vec{V}_{14} = 2/3V_{DC}e^{j\pi/3},$$

$$\vec{V}_7 = \sqrt{3}/3V_{DC}e^{j\pi/6},$$

$$\vec{V}_2 = 1/3V_{DC}e^{j\pi/3}$$

Solving equation (1.1)

$$\left[\cos\left(\frac{\pi}{3}\right) + j\sin\left(\frac{\pi}{3}\right)\right]Ta + \frac{\sqrt{3}}{3}\left[\cos\left(\frac{\pi}{6}\right) + j\sin\left(\frac{\pi}{6}\right)\right]Tb + 1/3[\cos(\pi/6) + j\sin(\pi/6)]Tc = V_{ref}/V_{dc}[\cos(\theta) + j\sin(\theta)]Ts$$

Real part,

$$\frac{1}{3}Ta + \frac{1}{2}Tb + \frac{1}{6}Tc = \frac{V_{ref}}{V_{dc}}\cos(\theta)$$

Imaginary Part,

$$\frac{\sqrt{3}}{3}Ta + \frac{\sqrt{3}}{6}Tb + \frac{\sqrt{3}}{6}Tc = \frac{V_{ref}}{V_{dc}}\sin(\theta)$$

Together with:

$$Ta + Tb + Tc = Ts$$

The set of above equations can be created to calculate dwell times Ta, Tb and Tc.

The dwell times of all regions of sector 1 is given in the table.

Region	Ta	Tb	Tc
1	$Ts[2m\sin(\frac{\pi}{3} - \theta)]$	$Ts[1 - 2m\sin(\frac{\pi}{3} + \theta)]$	$Ts[2m\sin(\theta)]$
2	$Ts[1 - 2m\sin(\theta)]$	$Ts[2m\sin(\frac{\pi}{3} + \theta) - 1]$	$Ts[1 - 2m\sin(\frac{\pi}{3} - \theta)]$
3	$Ts[2 - 2m\sin(\frac{\pi}{3} + \theta)]$	$Ts[2m\sin(\theta)]$	$Ts[2m\sin(\frac{\pi}{3} - \theta) - 1]$
4	$Ts[2m\sin(\theta) - 1]$	$Ts[2m\sin(\frac{\pi}{3} - \theta)]$	$Ts[2 - 2m\sin(\frac{\pi}{3} + \theta)]$

Table 3: Dwell Times for Sector 1

Similarly the duty cycles for each region of each sectors can be calculated which gives the information regarding the switch ON- OFF time.

IV. CONCLUSION

In this paper, an algorithm is provided for three level three phase SVPWM topology. Switching states, Sector determination and time calculation of reference voltage vector in specified region of any sector is calculated in this paper.

REFERENCES

- [1] Space Vector Pulse Width Modulation for Three-Level Converters - a LabVIEW Implementation, UPTEC E12001 Examensarbete 30 hp, Februari 2012
- [2] Conducted by group PED4 1034 SPRING SEMESTER, "A Three Level Modulation Strategy for Two Level Parallel Inverter", INSTITUTE OF ENERGY TECHNOLOGY, ALLBORG UNIVERSITY.
- [3] Haibing Hu, Wenxi Yao, and Zhengyu Lu, Senior Member, "Design and Implementation of Three Level Space Vector PWM for IP Core For FPGAs", IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 22, NO. 6, NOVEMBER 2007

- [4] S. K. Mondal, B. K. Bose, and V. Oleschuk, "Space vector pulsewidthmodulation of three-level inverter extending operation into overmodulation region," *IEEE Trans. Power Electron.*, vol. 18, no. 2, pp. 604–611, Mar. 2003.
- [5] J. H. Seo, C. H. Choi, and D. S. Hyun, "A new simplified space-vector PWM method for three-level inverters," *IEEE Trans. Power Electron.*, vol. 16, no. 4, pp. 545–550, Jul. 2001.
- [6] R. West. PV Inverter Products Manufacturing and Design Improvements For Cost Reduction and Performance Enhancements. NCPV and Solar Program Review Meeting 2003. NREL/CD-520-33586,p. 550.Milosz
- [7] Mi'skiewicz et al."A three-level Space vector Modulation strategy for two-level parallel inverters", Institute Of Energy Technology, Aalborg University,2009
- [8] Abd Almula G. M. Gebreel, Graduate Program in Electrical and Computer Science "Simulation And Implementation Of Two level And Three-Level Inverters By Matlab And Rt-Lab", Thesis,The Ohio State University 2011.

