FPGA Implementation of Mixed Radix CORDIC FFT

Izhar Ansar Ahmed¹ Dr. M. S. Ali²
¹Department of Electrical & Electronics Engineering
²Department of PG Studies, PRMCEAM, Badnera, Amravati

Abstract— In this Paper, the architecture and FPGA implementation of a Coordinate Rotation Digital Computer (CORDIC) pipeline Fast Fourier Transform (FFT) processor is presented. Fast Fourier Transforms (FFT) is highly efficient algorithm which uses Divide and Conquer approach for speedy calculation of Discrete Fourier transform (DFT) to obtain the frequency spectrum. CORDIC algorithm which is hardware efficient and avoids the use of conventional multiplication and accumulation (MAC) units but evaluates the trigonometric functions by the rotation of a complex vector by means of only add and shift operations. We have developed Fixed point FFT processors using VHDL language for implementation on Field Programmable Gate Array. A Mixed Radix 8 point DIF FFT/IFFT architecture with CORDIC Twiddle factor generation unit with use of pipeline implementation FFT processor has been developed using Xilinx XC3S500E Spartan-3E FPGA and simulated with maximum frequency of 157.359 MHz for 16 bit length 8 point FFT. Results show that the processor uses less number of LUTs and achieves Maximum Frequency.

Key words: FFT, CORDIC, FPGA, MIXED RADIX, PIPELINE FFT

I. INTRODUCTION

The Fast Fourier Transform (FFT) and its inverse (IFFT) are very important algorithms in signal processing, software-defined radio, and Orthogonal Frequency Division Multiplexing (OFDM). Implementation of the FFT/IFFT algorithm, with digital signal processors (DSP processors), requires a sequential algorithm [4]. This slows down the execution time. On the other hand, FPGA utilizes parallel processing system, putting the FPGA computing speed at a significant advantage over DSP processors. The outputs of the shorter transforms are reused to compute many outputs, thus the total computational cost becomes less. Many designs have used pipelining and folding techniques to increase latency and speed.

Among these hardware-efficient algorithms, there is a class of iterative solutions for trigonometric and other functions that use only shifts and adds to perform. CORDIC, an acronym for COordinate Rotation Digital Computer. The trigonometric CORDIC algorithms were originally developed as a digital solution for real time navigation problems [2]. The CORDIC was introduced in 1956 by Jack E. Volder as a highly efficient, low-complexity, and robust technique to compute the elementary functions. The CORDIC algorithm has many applications including the 8087 math coprocessor and radar signal processors. CORDIC rotation has also been proposed for computing Discrete Fourier, Discrete Cosine, Discrete Hartley and Z-transforms, filtering, Singular Value Decomposition. CORDIC is a digital computer for real time computation. CORDIC is extremely popular in hardware accelerators and also in SIMD realizations and almost all function calculators employ CORDIC. CORDIC is generally faster than other approaches when a hardware multiplier is unavailable or when the number of gates required to implement is to be minimized. [2] [9].

II. LITERATURE SURVEY

In literature review, we will discuss about earlier implementations and there results. Ahmed Saeed et al. implemented of radix-2¹ single-path delay feedback pipelined FFT/IFFT processor using hardware description language VHDL on an Xilinx XC5VSX35T and simulated up to 465MHz and exhibited execution time of 0.135µS for transformation length 256-point [4]. This results show that the processor achieves higher throughput and lower area and latency. Miguel A. Sanchez et al. presented an in-depth study of the implementation and characterization of fast Fourier transform (FFT) pipelined architectures suitable for broadband digital channelized receivers [13]. Trini Sansaloni et al. presented FFT Spectrum Analyzer Project for Teaching Digital Signal Processing with FPGA Devices [17].

Ray Andraka presented survey of CORDIC algorithms for FPGA based computers in which unrolled CORDIC paper is discussed [12].

A. Mixed Radix FFT

Mixed Radix FFT is special type of architecture where different stages of FFT are implemented by using different Radix stages so that numbers of stages are reduced. Mixed Radix FFT architecture minimizes computation cost and number of complex multiplication. While calculating FFT using Radix-2 method, it can be concluded that the even-numbered points and the odd-numbered points are computed independently. This leads to the possibility of using different computational methods for different independent parts of the algorithm which will reduce computational complexity. Structure of 8 point radix 4/radix 2 DIF FFT is as shown in figure 1.

B. Pipeline FFT

In this implementation we have used Radix 4 single delay feedback pipeline architecture as given in figure 2. Every FFT stage performs 4 point FFT and forward output to next 4 point FFT stage in this way radix 4 stage is implemented [8]. Radix-4 Single-path Delay Feedback (R4SDF) was proposed as a radix-4 version of Radix-2 Single Delay Feedback (R2SDF), employing CORDIC [18].
After performing calculations we get equations as
\[
\begin{align*}
    x_{i+1} &= x_i - y_i d_i 2^{i+1} \\
    y_{i+1} &= y_i + x_i d_i 2^{i+1} \\
    z_{i+1} &= z_i - d_i \tan^{-1}(2^i) \\
    d_i &= -1 \text{ if } z_i < 0 \\
    d_i &= +1 \text{ otherwise}
\end{align*}
\]

III. PROPOSED APPROACH

We have implemented fixed point Pipeline CORDIC based Mixed radix 8 point DIF FFT and IFFT on FPGA and realized in VHDL language. In the table I, Elementary angles in phase magnitude and its hexadecimal conversion is given. The block diagram of proposed CORDIC FFT is as given in figure 4. The selector block is used for computing respective memory of input samples. Now when block RAM gets write Address signal from address generator block, it saves both address along with respective input samples. The 4 point FFT block has butterfly unit within it.

<table>
<thead>
<tr>
<th>i</th>
<th>(\tan \phi_i = 2^i)</th>
<th>(\phi_i = \tan^{-1}(2^i))</th>
<th>(\phi_i) in radians</th>
<th>(\phi_i) in hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>45°</td>
<td>0.7854</td>
<td>020000</td>
</tr>
<tr>
<td>1</td>
<td>0.5</td>
<td>26.565°</td>
<td>0.4636</td>
<td>012E40</td>
</tr>
<tr>
<td>2</td>
<td>0.25</td>
<td>14.036°</td>
<td>0.2450</td>
<td>09FB4</td>
</tr>
<tr>
<td>3</td>
<td>0.125</td>
<td>7.125°</td>
<td>0.1244</td>
<td>05111</td>
</tr>
<tr>
<td>4</td>
<td>0.0625</td>
<td>3.576°</td>
<td>0.0624</td>
<td>028B1</td>
</tr>
<tr>
<td>5</td>
<td>0.03125</td>
<td>1.7876°</td>
<td>0.0312</td>
<td>0145D</td>
</tr>
<tr>
<td>6</td>
<td>0.015625</td>
<td>0.8938°</td>
<td>0.0156</td>
<td>0A2F</td>
</tr>
<tr>
<td>7</td>
<td>0.0078125</td>
<td>0.4469°</td>
<td>0.0078</td>
<td>0518</td>
</tr>
<tr>
<td>8</td>
<td>0.00390625</td>
<td>0.2234°</td>
<td>0.0039</td>
<td>028C</td>
</tr>
<tr>
<td>9</td>
<td>0.0019531</td>
<td>0.1117°</td>
<td>0.0019</td>
<td>0146</td>
</tr>
</tbody>
</table>

Table I: Elementary angles in phase magnitude and its hexadecimal conversion

The entire model is made of address generation unit, control unit, block RAM unit, division unit, 4-point FFT butterfly unit, rotation angle unit and CORDIC twiddle factor generation unit. Address generator unit assigns addresses to different lines at different point of FFT and hence it is very important for working of FFT. Block RAM unit stores intermediate and final real and imaginary results. Multiplying factor unit, rotation unit and CORDIC angle generator unit are used for twiddle factor generation. 4 point FFT unit operate as Radix 4 butterfly unit gives output. We have implemented 4 stage pipeline of 4 point FFT architecture for computing Radix 4 – 16 point DIF FFT by using pipeline architecture we are using minimum area of FPGA for our implementation that is our proposed work uses less resources.

When a start signal is asserted, at the same time, both to 4 Point FFT and Rotation factor generator block, the FFT block sends a signal to CORDIC block for computing necessary twiddle factors consisting of sine-cosine terms. FFT block is controlled by Rotation factor generator block. Now when address generator block sends read address signal to RAM, it sends stored input data samples along with
memory path in FFT block. Finally this twiddle factors are applied to the output of the butterflies, and a bit reverse output is obtained.

When Radix 2/Radix 4 – 8 point DIF FFT is to be implemented then second stage of Radix 2 DIF FFT is used. While implementing IFFT divide by eight and sixteen operation is performed by shifting data right by 3 and 4 places respectively and padding (bit stuffing) zero toward left.

dataR <= "000" & rtemp0(7 downto 3); -- divide by 8

IV. RESULTS AND DISCUSSION

We have used ModelSim SE PLUS 6.3f for VHDL simulation, Xilinx ISE 14.7 design suite for FPGA synthesis, Xilinx XC3S500E for FPGA implementation and MATLAB R2012a for verification. Clock signal is forced in ModelSim for simulation and Start signal for starting FFT operation. Reset signal for clearing all input and data real and data imaginary for giving input. Output position signal is used for indicating address of output data to show bit reversal in ModelSim simulation. Output data enable signal indicates when output is available after all calculations are done.

The ModelSim simulation is shown in figure 6 for FFT[1, 2, 3, 4, 1, 2, 3, 4] input and output can be seen in ModelSim from rtemp0 to rtemp7 for real output and itemp0 to itemp7 for imaginary output in bit reverse pattern and verification is performed by MATLAB as in figure 7.
V. CONCLUSION

The CORDIC algorithm is a powerful and widely used tool for digital signal processing applications and can be implemented using PDPs (Programmable Digital Processors). But a large amount of data processing is required because of complex computations. This affects the cost, speed, and flexibility of the DSP systems. So, the implementation of DIF FFT using CORDIC algorithm on FPGA is the need of the day as the FPGAs can give enhanced speed at low cost with a lot of flexibility. This is due to the fact that the hardware implementation of a lot of multipliers can be done on FPGA which are limited in case of PDPs. In this dissertation the CORDIC based Pipeline Radix2/Radix4 – 8 point DIF FFT/IFFT is simulated using Modelsim which is then used for simulation of Fast Fourier Transform. Then the implementation is done on XILINX Spartan 3E FPGA. The results of FPGA are verified by MATLAB.

It can be concluded that the designed RTL model for CORDIC based Pipeline Radix2/Radix4 – 8 point DIF FFT/IFFT and Radix 4 – 16 point DIF FFT/IFFT function is accurate and can work for many applications.

VI. FUTURE SCOPE

As there will be always some improvement that can be done, same goes to this project. The future scope should include the implementation of Floating point CORDIC FFT processor with more number of points, implementation of radix 2^2 architecture, CORDIC based implementation and simulation of Discrete Cosine Transform, Discrete Hartley Transform and Singular Value Decomposition. The above proposed architectures can be used in various signal processing, image processing and communication engineering applications.

ACKNOWLEDGEMENT

I would like to express my gratitude to the following people for their support and guidance for helping me to complete this work. I would like to thank my respected M.E. guide and Principal Dr. M. S. Ali, who provided me constructive criticism and a positive feedback during this project work and for providing me necessary facilities. I am indebted to Dr. N. V. Thakur, Dean (PG Studies, PRMCEAM, Badnera) of
M.E. Department and other teaching non-teaching staff for their help. Without them and their co-operation completion of this project work would have been inevitable and their presence behind me is totally indispensable. My sincere thanks to the staff of “Electrical and Electronics Engineering” and “Electronics and Telecommunication Engineering”. I am also thankful to my parents and my sister whose best wishes are always with me.

REFERENCES