

# A Novel Approach to 3-Bit Flash ADC

Kalpna Chaudhary<sup>1</sup> R. B. Singh<sup>2</sup>

<sup>1</sup>M. Tech Student VLSI Design <sup>2</sup>Research Associate

<sup>1,2</sup>Gautam Buddha University, Greater Noida, U.P.

**Abstract---** In this paper we have implemented a high speed flash ADC with low power by using threshold inverter quantization technique. The main benefit of the TIQ based CMOS flash ADC design is a simpler comparator design. The proposal is to use digital inverters as analog voltage comparators. This eliminates the requirement of high-gain differential input voltage comparators that are inherently more compound and slower than the digital inverters. The TIQ flash ADC also eliminates the need of reference voltages, which require a resistor ladder circuit. This simplicity in the comparator part provides both high speed and lower power consumption at the same time.

**Keywords:** ADC architecture, TIQ flash ADC, TC to BC converter, TIQ comparator.

## I. IMPLEMENTATION OF THE PAPER

The technique we are using in our implementation is threshold inverter quantization; high speed CMOS architecture with low power is used. We are using this technique as it is a simpler comparator design in ADC architecture. In the proposed work the idea is to use digital inverters as analog voltage comparators that are essentially more complex and slower than the digital inverters. This idea of using digital inverter eliminates the need of high gain differential input voltage comparator. This technique (TIQ) also eliminates the requirement of the reference voltages which is consists of a resistor ladder circuit. The simplicity present in the circuit of comparator part provides both speed and low power consumption at the same time.

The switching threshold voltage of the quantization inverter is the analog quantization level of digital comparator. It is a reference voltage and is self-determined by the size ratio of NMOS and PMOS. The internal reference voltage,  $V_m$ , is defined as the input voltage  $V_{in}$  of the quantization inverter when the output voltage equals to input voltage, where both PMOS and NMOS transistors are in saturation. The voltage  $V_{dd}$  is the supply voltage of the process. By changing the widths of the PMOS and NMOS devices with a fixed transistor length, we get different threshold voltages. The value of  $V_m$  is expressed in equation below.

$$V_m = \frac{\sqrt{\frac{\mu_p W_p}{\mu_n W_n}}}{1 + \sqrt{\frac{\mu_p W_p}{\mu_n W_n}}} (V_{dd} - V_{Tp}) + V_{Tn}$$

## II. TIQ COMPARATOR

It has been acknowledged earlier that a TIQ comparator generates reference voltage internally; the length and width of PMOS and NMOS are varied in order to get desired switching voltage. Here the comparator switching voltage is dependent on the threshold voltage of PMOS and NMOS. To reduce the power consumption of the design, the threshold voltage should not be deviated too much. In contrast, even if the transistor length is kept very small to achieve a high speed, it will have an effect on the output

because of the channel noise and results in a nonlinear switching pattern. Therefore the value of the length of the transistor is kept constant at a nominal value and width of transistor is used for generating different switching voltages. In this design low leakage current MOS devices are used in order to keep the power consumption as small as possible, keep  $W_p / W_n < 1$  to reduced power consumption and also to reduced parasitic capacitance.

Comparator No.	$L_p, L_n(\mu m)$	$W_p(\mu m)$	$W_n(\mu m)$	Switching Voltage
1	0.22	0.025	1.6	0.25
2	0.22	0.09	1.6	0.35
3	0.22	0.29	1.6	0.45
4	0.16	0.18	0.42	0.55
5	0.16	0.18	0.12	0.65
6	0.16	0.18	0.03	0.75
7	0.16	0.18	0.015	0.85

Table. 1: Switching voltages of the comparators




Fig. 1: Schematic of TIQ comparator

In the proposed design the size of the NMOS and PMOS with their minimum and maximum switching voltages are shown in table below. The table below is showing the variation of  $W_p$  and  $W_n$  on the switching voltage.  $W_p$  is first varied for a constant  $W_n$  to get its effect on switching voltage and then  $W_n$  is varied for a constant  $W_p$ . The variation of switching voltage in the table .

## III. 3-BIT FLASH ADC

The figure below shows the schematic of 3 bit flash ADC which consists of 7 TIQ comparators and a unit of gain booster and a code converter. Code converter which converts the code obtains from gain boos




Fig. 2: Schematic Of 3-Bit Flash ADC:

The figure below shows the final output waveform of proposed 3 bit TIQ based ADC on tanner tool.




Fig. 3: Final output waveforms of 3-bit flash ADC

#### IV. RESULTS AND ANALYSIS

The 3 bit flash ADC is implemented on 90nm process technology in standard CMOS digital design. And the simulations are done by using Tanner EDA tool. The supply is given 0.9V. The presimulation is done in T-Spice. The leakage power consumption of our implemented flash ADC is also low at 0.9V power supply.

Technology	90nm
Power Supply	0.9V
Resolution	3-bit
Frequency	100KHz
Leakage Power	18nW
Average Power Consumed	870μW

Table. 2: Specifications of Flash ADC

Leakage Current	Power Supply	Leakage Power
20 nA	0.9V	18nW
100nA	0.9V	140nW

Table. 3: Summary of leakage power of flash ADC

#### V. CONCLUSION & FUTURE WORK

An uncomplicated and fast flash ADC has been implemented which consists of two cascaded inverters as comparators, called as threshold inverter quantization (TIQ) technique. The TIQ flash ADC provides higher data sampling rate and operates at low voltage and also low power consumption. It is highly suitable for the complete SoC integration using the standard CMOS digital process. As a future work we will improve the design in many ways. For low power design it is required to generate the MOSFET width automatically so that the power consumption of TIQ comparator block can be more reduced. Moreover the time interleaved conception can be used to increase speed.

#### REFERENCES

- [1] Njinowa, M.S., Hung Tien Bui and Boyer, "Design of Low Power 4-Bit Flash ADC Based on Standard Cells," 11th International IEEE conference on New Circuits and Systems Conference (NEWCAS), pp.1-4, June 2013.
- [2] K. A. Shehata , H. F. Ragai and H. Husien "Design and implementation of a high low power 4bit flash adc," International Conference on Design & Technology of Integrated Systems in Nanoscale Era, pp. 200-203, Sept 2007.
- [3] Kumar A.M., Tummala V. and Srinivas "Design of a Low Power, Variable-Resolution Flash ADC," 22nd International Conference on VLSI Design, pp. 117-122, Jan 2009.
- [4] B. Song, P. Rakers, and S. Gillig "A 1-V 6-b 50-MSample/s Current-Interpolating CMOS ADC", IEEE Journal of Solid-State Circuits, pp.647-651, April 2000.
- [5] Michael Choi and Asad A. Abidi, "A 6-b 1.3-Gsample/s A/D Converter in 0.35 μm CMOS", IEEE Journal of Solid-State Circuits, Vol. 36, December 2001.
- [6] Waltari, M.E., Holonen, K.A.L, "Circuit techniques for low voltage high speed A/D converter", Kluwer Academic Publications, 2004.
- [7] J. Yoo, K. Choi, and A. Tangel, "A 1-GSPS CMOS Flash Analog-to-Digital Converter for System-on-Chip Applications", IEEE CS Annual Workshop on VLSI, pp.135-139, 2001.
- [8] J. Yoo, K. Choi, and J. Ghaznavi, "A 0.07 μm CMOS Flash Analog-to-Digital Converter for High Speed and Low Voltage Applications", submitted to Great Lake Symposium on VLSI, 2003.
- [9] IyappanPerumal, JamunaPerumal and VijayasamundiswaryYuvaraj, "Design of Analog to Digital Converter Using CMOS Logic," International Conference on Advances in Recent Technologies in Communication and Computing, pp. 74-76, Oct. 2009.
- [10] Arunkumar P, ChavanRekha and G P Narashimaraja, "An efficient design of 3bit and 4bit flash adc," International Journal of Computer Applications, vol. 61, no.11, pp. 33-37, January 2013.
- [11] ChannakkaLakkannavar, Shrikanth K. Shirakol and Kalmeshwar N. Hosur, "Design, Implementation and Analysis of Flash ADC Architecture with Differential Amplifier as Comparator Using Custom Design Approach," International Journal of Electronics Signals and Systems (IJESS) ISSN: 2231- 5969, vol. 1, pp. 51-56, 2012.
- [12] A Stojcevski, H. P. Le, A. Zayegh, and J. Singh, "Flash ADC Architecture," IEEE Electronic Letters Journal, Feb. 2003.
- [13] Pradeep Kumar and Amit Kolhe, "Design & Implementation of Low Power 3-bit Flash ADC in 0.18μm CMOS", International Journal of Electrical and Electronics Engineering (IJEEE), ISSN, pp. 2231 – 5284, vol.1, Issue 2, 2011.
- [14] Abdel-hafeez, S.; Harb, S. "A VLSI High-Performance Priority Encoder Using Standard CMOS Library", Circuits and Systems II: Express Briefs, IEEE Transactions", vol. 53, pp-597-601, Aug 2006.
- [15] Chia-Nan Yeh and Yen-Tai Lai, "A Novel Flash Analog-to-Digital Converter", IEEE Journal,