

# System Verilog based Verification of Write Operation in SDRAM using Memory Controller

Sandeep Raval<sup>1</sup>

<sup>1</sup>M. E. (VLSI and Embedded System Design)

<sup>1</sup>GTU PG School, Ahmedabad

**Abstract**---In this paper, a Write Operation is done into the SDR SDRAM using Memory Controller that is verified. Basically as the memory, the basic Write and Read operation is performed to it. To see this Functionality working correctly, it needs to be verified. For this the Verification Environment is to be created. The Interface, Program Block, Generator, Driver, Monitor and Scoreboard are the basic components of the Verification Environment. This Paper describes the basic Write operation to the SDRAM is Verified to check the functionality. This Operation is performed using System Verilog and Modelsim 6.3f. The Address and the Data size is 32bits and 8bit Memory Model is used to perform this operation.

**Keyword:** SDRAM, Verification, System Virology, Modelsim 6.3f, Write Operation.

## I. INTRODUCTION

Synchronous DRAM (SDRAM) has become a mainstream memory of choice in embedded system memory design. For high-end applications using processors the interface to the SDRAM is supported by the processor's built-in peripheral module. However, for other applications, the system designer must design a controller to provide proper commands for SDRAM initialization, read/write accesses and memory refresh. SDRAM controller located between the SDRAM and the bus master reduces the user's effort to deal with the SDRAM command interface by providing a simple generic system interface to the bus master. Figure 1 shows the relationship of the controller between the bus master and SDRAM. The bus master can be either a microprocessor or a user's proprietary module interface. [5]




Fig.1: Interfacing of SDRAM with BUS

## II. SDRAM

SDRAM (shown in Figure 2) is high-speed Dynamic Random Access Memory (DRAM) with a synchronous interface. The synchronous interface and fully pipelined internal architecture of SDRAM allows extremely fast data rates if used efficiently. SDRAM is organized in banks of memory addressed by row and column. The number of row and column address bits depends on the size and configuration of the memory. [1]




Fig. 2: SDRAM Structure Source: Micron

## III. FUNCTIONAL DESCRIPTION

**A. Wish Bone Bus Handler:** This block handles the Protocol handshake between wish bone master and custom SDRAM controller. This block also takes care of necessary clock domain change over. This block includes; Command Asynchronous FIFO, Write Data Asynchronous FIFO, Read Data Asynchronous FIFO.

**B. SDRAM Controller:** This block includes four sub blocks:

- 1) SDRAM Bus convertor: This block convert and re-align the system side 32bit into equivalent 8/16/32 SDR format.
- 2) SDRAM Request Generator: To generate the Request in bidirectional.
- 3) SDRAM bank Controller: This module takes requests from SDRAM request generator; checks for page hit/miss and issue precharge/activate commands and then pass the request to SDRAM Transfer Controller.
- 4) SDRAM Transfer Controller: This module takes requests from SDRAM Bank controller, runs the transfer and controls data flow to/from the app. At the end of the transfer it issues a burst terminate if not at the end of a burst and another command to this bank is not available.

**C. SDRAM Interface:** Prior to normal operation, SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation. [2]

## IV. SIGNALS TO WRITE THE DATA

Port	Direction	Description
wb_clk_i	Input	Master clock
wb_adr_i	Input	32 bit Lower address bits
wb_dat_i	Input	32 bit Data towards the core
wb_dat_o	Output	32 bit Data from the core
wb_we_i	Input	Write enable input
wb_ack_o	Output	Bus cycle acknowledge output
sdr_dqm	Output	2/4 bit SDRAM data bus mask
Dq	Output	16/32 bit SDRAM Data Output



## VIII. SIMULATION RESULT



Fig. 5: Write Operation Simulation Result

## IX. CONCLUSION

- A directed test bench is designed to simulate the write Operation from master bus i.e. Wishbone Bus.
- The Write Operation into the SDR SDRAM is verified through Memory Controller using System Verilog.
- A Simulation Report of process is performed using Modelsim.

## REFERENCES

- [1] A Reference Manual for the SDR SDRAM Memory model by Micron available at <http://www.micron.com/products/dram/sdram>
- [2] A SDRAM Controller Specification Reference Manual by Open cores available at [http://opencores.org/project,sdr\\_ctrl](http://opencores.org/project,sdr_ctrl)
- [3] Mansour H. Assaf , Sunil R. Das, Wael Hermas, and Wen -B. Jone, Promising Complex ASIC Design Verification Methodology, Instrumentation, 1-3 May 2007
- [4] Chris Spear, System Verilog for Verification: Springer, 2006.
- [5] Joseph Gross, High-Performance DRAM System Design Constraints and Considerations, Faculty of the Graduate School of the University of Maryland.2010
- [6] ASIC Verification Online Tutorials available at [http://www.asic-world.com/tidbits/typical\\_verification.html](http://www.asic-world.com/tidbits/typical_verification.html)
- [7] ASIC Verification Online Tutorials available at [http://testbench.in/TS\\_03\\_FUNCTIONAL\\_VERIFICATION\\_NEED.html](http://testbench.in/TS_03_FUNCTIONAL_VERIFICATION_NEED.html)