

Multiple Channel Serial I/O Interfacing using FPGA Kit

Krupa Patel¹ Sneha Shah²

¹P.G Student ²Asst. Professor

^{1,2}Dept. of Electronics & Communication

^{1,2}L. J. Institute of Engineering and Technology, Ahmedabad, Gujarat, India.

Abstract—The Digital input and output interface (DIO) could be an important part for a machine needed to be interacted with its setting. Even though a main processing unit (MPU) utilized within the machine has its own DIO channel, for some cases, the machine should use plenty of DIO channel than those the MPU can offer. To avoid this downside, a DIO board interfaced on to the MPU via serial communication is intended. If the MPU connect with multiple DIO boards directly, it's going to waste sometime to process of communication data. The inessential measure of the MPU and likelihood to have many DIO boards connected, a serial interface unit supported FPGA is developed to help the MPU to talk with DIO boards. The FPGA unit automatically browses serial signals from each DIO boards and save understood data to share registers for MPU to scan. The FPGA unit put together impromptu reads registers written by MPU and send registers values to DIO boards automatically.

Keywords: DIO, MPU, Interface, FPGA

I. INTRODUCTION

In general, a machine has a minimum of one digital input or output unit to move with alternative machines or its atmosphere. Most the time, MPU features a limit range of input and output channel, that is often but the machine wants. A method to avoid this downside is to possess a DIO board connecting to the MPU via serial communication. Rather than victimization thirty two pins for thirty two input channels, solely four pins for a serial communication for required for MPU to interface with DIO board

A communication exploitation serial protocol is time overwhelming. The communication between MPU and DIO boards in signal hand checking before receiving or transmitting information generally consumes plenty of our time from the MPU. To avoid these issues, a middleware unit has been enforced on FPGA to handle communication tasks between the MPU and DIO boards. Whereas the FPGA unit communicates with DIO boards via serial interfaces, share registers area unit want to link between the FPGA unit and MPU.

FPGA is wide used to implement a middleware unit. It's enforced to be a SPI master for a microcontroller unit (MCU) to speak with SPI Slave. By exploitation SPI protocol, it links between DSP and wireless radio. It's want to browse four channels ADC using four completely different protocols that are parallel, SPI, and one-wire protocol, and communicates with computer by USB controller. Flexray controller on FPGA for intra-vehicular communication is enforced.

In this paper, I introduce a development of FPGA unit that automatically write and browse information from multiple DIO boards via serial communications and also the MPU via share registers. Having the FPGA unit, it helps to

cut back the burden of a serial communications between the MPU and DIO boards and additionally increase variety of DIO boards that the MPU will connect with. I selected to implement the FPGA unit and program it by VHDL language.

In this article, I will explain protocol to communicate with DIO board and will introduce implementation of automatic multi-channel serial I/O interface on FPGA.

II. INTERFACING

The interfacing requirements for a serial I/O peripheral are the same as for a parallel I/O device. The microprocessor identifies the peripheral through a port address and enables it using the read or write control signals. The primary difference between parallel I/O and serial I/O is in the number of lines used for data transfer- The parallel I/O uses the entire data bus and the serial I/O uses one data line. Fig. 1 shows a typical configuration of serial I/O transmission. The MPU chooses the peripheral through chip select and uses the management signals scan to receive information and write to transmit information. The address secret writing is either peripheral I/O or memory mapped I/O. Similarly, a serial peripheral can be interfaced under either program control or interrupt control. Serial communication uses Synchronous Data Transmission as well as asynchronous Data Transmission. In Synchronous Data Transmission, the transmitter and receiver are synchronized whereas asynchronous Data Transmission occurs at any time.




Fig. 1: Block diagram of Serial Input Output Interfacing

III. ERROR CHECKING




Fig. 2: Flowchart for serial Transmission




Fig. 3: Flowchart for serial Reception

Various types of errors may occur during transmission. To allow checking for these errors, extra data is transmitted with the info. Error checking techniques are parity checking and verification. But in this article checksum (CS) method is used when larger blocks of data are being transmitted combined flowchart for error checking and in transmission and Reception of serial data is shown in figure 2 and 3.

IV. INCREASING INPUT-OUTPUT CHANNEL BY USING SERIAL INTERFACE




Fig. 4: Serial interfacing between FPGA kit and digital input-output board

In industrial machine, most of MPU pins are used to communicate with several peripheral elements. Therefore, there's not abundant MPU pin left for different use. To manage machine with several input-output (I/O) channels, the quantity of I/O to regulate I/O device is required to be sufficiently enhanced. Rather than directly connecting between MPU pins and I/O pins, DIO boards can communicate with MPU via FPGA by using serial protocol as showed in Fig. 4.

In Fig. 4 the Dir-signal defines a direction of a communication signal. Dir is 1 as FPGA send data to DIO board. Dir is 0 as FPGA receive data from DIO board. CLK-signal defines a synchronize of communication and works at rising edge. Whilst Dout-signal is used to send data from FPGA to DIO boards, Din-signal is used to receive data from DIO boards to FPGA. Addr-signals represent an address of DIO board that the FPGA unit wants to communicate with.

Input and signaling diagrams are shown in Fig 5. To send out information (Data Out), a most significant bit (MSB) is first sent. 0-bit to 63-bit are sent from the FPGA unit to DIO board whereas 64-bit to 67-bit area unit checking bits (Check Sum-CS) for data correction. To get information (Data In), MSB is received before a low significant bit (LSB). 0-bit to 7-bit are Check sum, whereas 8-bit to 71-bit are information sent from DIO board to the FPGA unit. Addr-signals shows sequence of communication in different DIO boards.




Fig. 5: I/O signal Diagram

V. COUNTER USED IN SERIAL I/O INTERFACE ON FPGA




Fig. 6: Multiple channel serial input output interfacing with Digital input-output boards on FPGA

VI. CONCLUSION

In implementation of automatic multi-channel serial I/O interface on FPGA, first we generate sequential counter which are “BrdOrderCounter” and “BrdCounter”. The “BrdOrderCounter” is sequential counter of DIO boards, which mean “BrdOrderCounter” counts 0 to 5. The “BrdCounter” is sequential counter of serial state machine, in this propose state of serial in each board have one hundred and twenty four states.

In Fig. 6 shows structure of Automatic multi-channel serial I/O interface with DIO boards on FPGA. The “W Brd” is 64-bit register of output data on board1. We latch “W Brd” register by rising edge of “FetData” signal from “Serial Manager” and then send to “Encode CS” for adding check sum to output data so that it becomes 68 bits. The “R Brd1” is 64-bit register of input data on board1. The “R Brd1” is 64-bit register coming from “Decode CS”, which is for check sum decoding of 72-bit input data and input data correction. We latch “R Brd1” register by using two signals. The two signals are rising edge of “GetData” signal from “Serial manager” and check sum correction signal. The check sum correction signal enables the latch.

We have developed the FPGA unit for linking between the MPU and DIO boards. It communicates with DIO boards via the serial protocol. Whereas share registers is employed to speak with the MPU the FPGA unit mechanically scans serial signals from every DIO boards and save taken information to share registers for MPU to read. The FPGA unit additionally spontaneously reads registers written by MPU and send registers values to DIO board mechanically. Time interval for handling the serial protocol within the MPU is reduced and additionally the MPU will hook up with multiple DIO boards at a similar time

REFERENCES

- [1] Theerapong Fongjun, Apicit Tantaworrasilp, Phanuphan Kwansud, Pished Bunnun and Chonlada Theeraworn “Automatic Multi Channel Serial I/O Interface using FPGA” SICE Annual Conference 2011September 13-18, 2011, Waseda University, Tokyo, Japan
- [2] Ramesh Gaonkar, “Microprocessor Architecture, programming and Applications with the 8085” Penram International publishing (India) private Limited-Fifth edition
- [3] <http://www.4shared.com/get/ZBLUCsRZ/8085RSG.html>
- [4] Mohamad Yusri Mohamad Yusof, Devi Prasad and Smruti Santosh Palai, “A System Bus – SPI Bridge Architecture for Wireless Radio”, Proceeding IMCAS'09 Proceedings of the 8th WSEAS international conference on Instrumentation, measurement, circuits and systems, 2009.
- [5] Chen Run, Huang Shi-zhen, Lin Wei and Li Lei, “Design and Implementation of a Reused Interface”, The 1st International Conference on Information Science and Engineering (ICISE2009), pp. 2603-2605, 26-28 Dec 2009.
- [6] S. Thanee S. Somkuarnpanit and K. Saetang, “FPGA-Based Multi-Protocol Data Acquisition System with

- High Speed USB Interface”, Proceedings of the International Multi Conference of Engineers and Computer Scientists (IMECS 2010), Vol II, March 17-19, 2010
- [7] Awani Gaidhane¹ M.M .Khanapurkar² Dr. P. R. Bajaj³, “Design Approach For FPGA Implementation Of Flexray Controller Using VHDL For Intra Vehicular Communication Application”, First International Conference on Emerging Trends in Engineering and Technology (ICETET 2008), pp. 1002-1006, 16-18 July 2008.
- [8] P. Venkateswaran, Madhumita Mukherjee, Arindam Sanyal, Snehasish Das and R.Nandi, “Design and Implementation of FPGA Based Interface Model for Scale-Free Network using I2C Bus Protocol on Quartus II 6.0”, 4th International Conference on Computers and Devices for Communication (CODEC 2009), pp. 1-4, 14-16 Dec 2009.
- [9] Hans Kristian Otnes Berge and Philipp H`afliger, “High-Speed Serial AER on FPGA”, IEEE International Symposium on Circuits and Systems (ISCAS 2007), pp. 857-860, 27-30 May 2007. – 867
- [10] Wang Yabin, XIE Jing, LAI Jinmei*, TONG Jiarong “Design and Implementation of the Configuration Circuit for FDP FPGA” 978-1-4244-2342-2/08/\$25.00 ©2008 IEEE.
- [11] J. Wang, L.G. Chen and J. Lai. “FPGA Downloading Circuit Design and Implementation”, in Proc IEEE, The 8th Int. Conf. on Solid-State and Integrated-Circuit Technology (ICSICT 2006), pp. 1950-1953, Oct. 2006.
- [12] David P. Schultz; Lawrence C. Hung. E. Erich Goetting. “Configuration Bus Interface for FPGAs”, US. Patent, Sr.No, 6,429,682. Aug 6, 2002.
- [13] Xilinx Corporation. Application Note Xapp151, Vertex series configuration architecture user guide v1.7.
- [14] Xilinx Corporation. Application Note, XC_Solutions53, “Implementing New Configuration Options for the Spartan-3E Family”.
- [15] David P. Schultz; Steven P. Young; Lawrence C. Hung. “Method and Architecture for reading, modifying and writing selected configuration memory cells of FPGA”, US.Patent.Ser.No.6,255,848 ,B1. Aug.13, 1999.
- [16] technique for online transient error recovery of FPGA configuration”, in Proc FPGA 2001, February, 11-13, Monterey, CA., USA.
- [17] “The Programmable Logic Data Book”, Xilinx Inc, 2004.
- [18] David P. Schultz; Lawrence C. Hung. E. Erich Goetting. “Method and Structure of Configuring FPGAs”, US. Patent, Ser.No.6, 204,687 B1. Mar 20, 2001
- [19] Yabin Wang, Yuan Wang, Jinmei Lai. “An FPGA Configuration Circuit Used for Fast and Partial Configuration”, in Proc IEEE, The 7th Int. Conf. on ASIC (ASICON 2007), pp. 157-160, Oct. 2007.
- [20] Markh Enderson^{b,I, I, I Lln Icklessr, I Cks Tevens}, “A Scalable High-Performance I/O System” 0-8186-56802394 \$03.00 0 1994 IEEE.
- [21] W. C. Black Jr., D. J. Allstot and R. A. Reed, "A High Performance Low Power CMOS Channel Filter," IEEE J. Solid - State Circuits, vol. sc -1 5, pp. 929 - 938, Dec.1980.